{"id":"https://openalex.org/W2281100802","doi":"https://doi.org/10.1109/fpt.2015.7393125","title":"Bringing programmability to the data plane: Packet processing with a NoC-enhanced FPGA","display_name":"Bringing programmability to the data plane: Packet processing with a NoC-enhanced FPGA","publication_year":2015,"publication_date":"2015-12-01","ids":{"openalex":"https://openalex.org/W2281100802","doi":"https://doi.org/10.1109/fpt.2015.7393125","mag":"2281100802"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2015.7393125","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2015.7393125","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Field Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071905570","display_name":"Andrew Bitar","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andrew Bitar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010814272","display_name":"Mohamed S. Abdelfattah","orcid":"https://orcid.org/0000-0002-4568-8932"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mohamed S. Abdelfattah","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030184404","display_name":"Vaughn Betz","orcid":"https://orcid.org/0000-0003-0528-6493"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Vaughn Betz","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.4546,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.9058682,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"24","last_page":"31"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7977856397628784},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7630469799041748},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6614028215408325},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.653754711151123},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6094655990600586},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.6073848605155945},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5869728326797485},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5453240275382996},{"id":"https://openalex.org/keywords/forwarding-plane","display_name":"Forwarding plane","score":0.5396298170089722},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.531538724899292},{"id":"https://openalex.org/keywords/packet-processing","display_name":"Packet processing","score":0.4674917757511139},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4418197572231293},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4323671758174896},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.4159672260284424},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.32481178641319275},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08796286582946777}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7977856397628784},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7630469799041748},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6614028215408325},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.653754711151123},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6094655990600586},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.6073848605155945},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5869728326797485},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5453240275382996},{"id":"https://openalex.org/C10597312","wikidata":"https://www.wikidata.org/wiki/Q5473302","display_name":"Forwarding plane","level":3,"score":0.5396298170089722},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.531538724899292},{"id":"https://openalex.org/C2779581428","wikidata":"https://www.wikidata.org/wiki/Q7122997","display_name":"Packet processing","level":3,"score":0.4674917757511139},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4418197572231293},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4323671758174896},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.4159672260284424},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.32481178641319275},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08796286582946777},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2015.7393125","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2015.7393125","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Field Programmable Technology (FPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1540248841","https://openalex.org/W1666232924","https://openalex.org/W1974751828","https://openalex.org/W1977850862","https://openalex.org/W1994327700","https://openalex.org/W1997700518","https://openalex.org/W2013272814","https://openalex.org/W2026844540","https://openalex.org/W2043542037","https://openalex.org/W2046105216","https://openalex.org/W2076069927","https://openalex.org/W2125560635","https://openalex.org/W2134519279","https://openalex.org/W2138004780","https://openalex.org/W2139870147","https://openalex.org/W2142987071","https://openalex.org/W2147118406","https://openalex.org/W2171286674","https://openalex.org/W4237967441","https://openalex.org/W4248265791","https://openalex.org/W6649763393"],"related_works":["https://openalex.org/W1606574587","https://openalex.org/W1556003661","https://openalex.org/W2097731574","https://openalex.org/W1233822343","https://openalex.org/W2752279300","https://openalex.org/W3192984318","https://openalex.org/W2022748185","https://openalex.org/W3004221938","https://openalex.org/W3026084273","https://openalex.org/W2744211517"],"abstract_inverted_index":{"Modern":[0],"computer":[1],"networks":[2],"need":[3],"components":[4],"that":[5,67],"can":[6,105],"evolve":[7],"to":[8],"support":[9],"both":[10],"the":[11,85,109],"latest":[12],"bandwidth":[13],"demands":[14],"and":[15,18,61,72,77,80,94],"new":[16,27],"protocols":[17],"features.":[19],"To":[20],"address":[21],"this":[22,113],"need,":[23],"we":[24,65,99],"propose":[25],"a":[26,103],"programmable":[28],"packet":[29,90],"processor":[30,91],"architecture":[31,42],"built":[32],"from":[33],"an":[34,37,53],"FPGA":[35],"containing":[36],"embedded":[38],"Network-on-Chip":[39],"(NoC).":[40],"The":[41],"is":[43,50,70],"highly":[44],"flexible,":[45],"providing":[46],"more":[47,74],"programmability":[48],"than":[49,84],"possible":[51],"in":[52,112],"ASIC-based":[54],"design,":[55],"while":[56],"supporting":[57],"throughputs":[58],"of":[59,108],"400":[60],"800":[62],"Gb/s.":[63],"Additionally,":[64],"show":[66],"our":[68],"design":[69],"1.7\u00d7":[71],"3.2\u00d7":[73],"area":[75],"efficient,":[76],"achieves":[78],"1.5\u00d7":[79],"3.7\u00d7":[81],"lower":[82],"latency":[83],"best":[86],"previously":[87],"proposed":[88],"FPGA-based":[89],"on":[92],"complex":[93],"simple":[95],"applications,":[96],"respectively.":[97],"Lastly,":[98],"explore":[100],"various":[101],"ways":[102],"designer":[104],"take":[106],"advantage":[107],"flexibility":[110],"available":[111],"architecture.":[114]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}