{"id":"https://openalex.org/W2070471878","doi":"https://doi.org/10.1109/fpt.2014.7082805","title":"A novel three-dimensional FPGA architecture with high-speed serial communication links","display_name":"A novel three-dimensional FPGA architecture with high-speed serial communication links","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2070471878","doi":"https://doi.org/10.1109/fpt.2014.7082805","mag":"2070471878"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2014.7082805","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2014.7082805","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016904132","display_name":"Kajiwara Takuya","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takuya Kajiwara","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurakami, Chuo-ku, Kumamoto 860-8555, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurakami, Chuo-ku, Kumamoto 860-8555, Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051831948","display_name":"Qian Zhao","orcid":"https://orcid.org/0000-0003-0032-1974"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Qian Zhao","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurakami, Chuo-ku, Kumamoto 860-8555, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurakami, Chuo-ku, Kumamoto 860-8555, Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012465812","display_name":"Motoki Amagasaki","orcid":"https://orcid.org/0000-0002-5196-9765"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Motoki Amagasaki","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurakami, Chuo-ku, Kumamoto 860-8555, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurakami, Chuo-ku, Kumamoto 860-8555, Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059705629","display_name":"Masahiro Iida","orcid":"https://orcid.org/0000-0002-9654-2319"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Iida","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurakami, Chuo-ku, Kumamoto 860-8555, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurakami, Chuo-ku, Kumamoto 860-8555, Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060269117","display_name":"Morituro Kuga","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Morituro Kuga","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurakami, Chuo-ku, Kumamoto 860-8555, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurakami, Chuo-ku, Kumamoto 860-8555, Japan","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031401749","display_name":"Toshinori Sueyoshi","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshinori Sueyoshi","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurakami, Chuo-ku, Kumamoto 860-8555, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, Kumamoto, Japan","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, 2-39-1 Kurakami, Chuo-ku, Kumamoto 860-8555, Japan","institution_ids":["https://openalex.org/I96036126"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8517,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.78032747,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"306","last_page":"309"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9168061017990112},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6546385884284973},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6360098719596863},{"id":"https://openalex.org/keywords/miniaturization","display_name":"Miniaturization","score":0.6112560033798218},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.5362771153450012},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5165637731552124},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.48997989296913147},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.46631771326065063},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4407047927379608},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4342794716358185},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40852677822113037},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2838919162750244},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18931007385253906},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17280888557434082}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9168061017990112},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6546385884284973},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6360098719596863},{"id":"https://openalex.org/C57528182","wikidata":"https://www.wikidata.org/wiki/Q1271842","display_name":"Miniaturization","level":2,"score":0.6112560033798218},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.5362771153450012},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5165637731552124},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.48997989296913147},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.46631771326065063},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4407047927379608},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4342794716358185},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40852677822113037},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2838919162750244},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18931007385253906},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17280888557434082},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2014.7082805","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2014.7082805","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5299999713897705,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2064528241","https://openalex.org/W2093426958","https://openalex.org/W2117653492","https://openalex.org/W2145036220","https://openalex.org/W2168493238","https://openalex.org/W3143097289"],"related_works":["https://openalex.org/W2995926156","https://openalex.org/W2063534976","https://openalex.org/W1821888792","https://openalex.org/W3166559827","https://openalex.org/W2126857316","https://openalex.org/W2145701142","https://openalex.org/W2140555705","https://openalex.org/W2376977248","https://openalex.org/W1990103394","https://openalex.org/W2066085939"],"abstract_inverted_index":{"Three-dimensional":[0],"(3D)":[1],"integrated":[2],"circuit":[3],"technology":[4],"is":[5,44,72,155],"expected":[6],"to":[7,11,32,74],"offer":[8],"continual":[9],"improvement":[10],"very-large-scale":[12],"integration":[13,100],"performance":[14,135],"as":[15,82,156,158],"the":[16,25,76,114,145,160],"process":[17],"of":[18,65,79],"miniaturization":[19],"approaches":[20],"physical":[21],"limits.":[22],"However,":[23],"because":[24],"through-silicon":[26],"vias":[27],"(TSVs)":[28],"that":[29,70,144,154],"are":[30,37,57],"used":[31],"create":[33],"interlayer":[34,124],"vertical":[35],"connections":[36,80],"much":[38],"larger":[39],"area":[40,153],"than":[41],"transistors,":[42],"there":[43],"an":[45],"inherent":[46],"tradeoff":[47],"between":[48],"connectivity":[49],"and":[50,117],"small":[51],"size.":[52],"Field-programmable":[53],"gate":[54],"arrays":[55],"(FPGAs)":[56],"particularly":[58],"noted":[59],"for":[60,91,121],"requiring":[61],"a":[62,89,93,119,151],"high":[63],"level":[64],"routing":[66],"resources,":[67],"which":[68],"means":[69],"it":[71],"unrealistic":[73],"make":[75],"same":[77],"number":[78],"vertically":[81],"horizontally.":[83],"In":[84,104],"previous":[85],"research,":[86],"we":[87,107],"proposed":[88,131,146],"method":[90,116,120],"creating":[92],"two-layer":[94],"compact":[95],"3D":[96,147],"FPGA":[97,134,148],"with":[98,126],"face-down":[99],"(the":[101],"base":[102,111],"FPGA).":[103],"this":[105],"paper,":[106],"discuss":[108],"stacking":[109],"multiple":[110],"FPGAs":[112],"by":[113,136],"face-up":[115],"propose":[118],"achieving":[122],"highspeed":[123],"communications":[125],"TSV":[127],"serial":[128],"connections.":[129],"The":[130,140],"architecture":[132],"improves":[133],"using":[137],"smaller":[138],"TSVs.":[139],"evaluation":[141],"results":[142],"show":[143],"can":[149],"achieve":[150],"total":[152],"low":[157],"67%":[159],"equivalent":[161],"two-dimensional":[162],"FPGA.":[163]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}