{"id":"https://openalex.org/W2032514179","doi":"https://doi.org/10.1109/fpt.2014.7082778","title":"A pure-CMOS nonvolatile multi-context configuration memory for dynamically reconfigurable FPGAs","display_name":"A pure-CMOS nonvolatile multi-context configuration memory for dynamically reconfigurable FPGAs","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2032514179","doi":"https://doi.org/10.1109/fpt.2014.7082778","mag":"2032514179"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2014.7082778","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2014.7082778","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069341139","display_name":"Kosuke Tatsumura","orcid":"https://orcid.org/0000-0003-0511-443X"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kosuke Tatsumura","raw_affiliation_strings":["Advanced LSI Technology Laboratory, Toshiba Corporation, Kawasaki, Japan","Advanced LSI Technology Laboratory, Corporate R&D Center, Toshiba Corporation 1, Komukai-Toshiba-cho, Saiwai-ku, Kawasaki, 212-8582, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced LSI Technology Laboratory, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Advanced LSI Technology Laboratory, Corporate R&D Center, Toshiba Corporation 1, Komukai-Toshiba-cho, Saiwai-ku, Kawasaki, 212-8582, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049978763","display_name":"Masato Oda","orcid":"https://orcid.org/0000-0001-7241-5238"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masato Oda","raw_affiliation_strings":["Advanced LSI Technology Laboratory, Toshiba Corporation, Kawasaki, Japan","Advanced LSI Technology Laboratory, Corporate R&D Center, Toshiba Corporation 1, Komukai-Toshiba-cho, Saiwai-ku, Kawasaki, 212-8582, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced LSI Technology Laboratory, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Advanced LSI Technology Laboratory, Corporate R&D Center, Toshiba Corporation 1, Komukai-Toshiba-cho, Saiwai-ku, Kawasaki, 212-8582, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103946306","display_name":"Shinichi Yasuda","orcid":null},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shinichi Yasuda","raw_affiliation_strings":["Advanced LSI Technology Laboratory, Toshiba Corporation, Kawasaki, Japan","Advanced LSI Technology Laboratory, Corporate R&D Center, Toshiba Corporation 1, Komukai-Toshiba-cho, Saiwai-ku, Kawasaki, 212-8582, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced LSI Technology Laboratory, Toshiba Corporation, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Advanced LSI Technology Laboratory, Corporate R&D Center, Toshiba Corporation 1, Komukai-Toshiba-cho, Saiwai-ku, Kawasaki, 212-8582, Japan","institution_ids":["https://openalex.org/I1292669757"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1292669757"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"215","last_page":"222"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7025718688964844},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6836719512939453},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5680374503135681},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5579349398612976},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5526493191719055},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.5439611673355103},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4917507469654083},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4894779920578003},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4735528528690338},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.46980127692222595},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4615827202796936},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4534797668457031},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4327012002468109},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.42528703808784485},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4146583378314972},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.41265660524368286},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.408827543258667},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40845373272895813},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.3991321623325348},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.21424025297164917},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1855107843875885},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11413601040840149}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7025718688964844},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6836719512939453},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5680374503135681},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5579349398612976},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5526493191719055},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.5439611673355103},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4917507469654083},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4894779920578003},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4735528528690338},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.46980127692222595},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4615827202796936},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4534797668457031},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4327012002468109},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.42528703808784485},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4146583378314972},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.41265660524368286},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.408827543258667},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40845373272895813},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.3991321623325348},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.21424025297164917},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1855107843875885},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11413601040840149},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2014.7082778","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2014.7082778","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W52105682","https://openalex.org/W193742818","https://openalex.org/W1484078639","https://openalex.org/W1501816588","https://openalex.org/W1523051745","https://openalex.org/W1757537413","https://openalex.org/W2038084901","https://openalex.org/W2097906436","https://openalex.org/W2106424488","https://openalex.org/W2111354701","https://openalex.org/W2113739713","https://openalex.org/W2115512913","https://openalex.org/W2115738023","https://openalex.org/W2125955295","https://openalex.org/W2134320909","https://openalex.org/W2155814884","https://openalex.org/W2158107365","https://openalex.org/W2460832848","https://openalex.org/W2465525747","https://openalex.org/W2751201220","https://openalex.org/W2788600543","https://openalex.org/W4285719527","https://openalex.org/W6602205832","https://openalex.org/W6607954651","https://openalex.org/W6637584010","https://openalex.org/W6718687636","https://openalex.org/W6719578879"],"related_works":["https://openalex.org/W4285257158","https://openalex.org/W4238754064","https://openalex.org/W2181798140","https://openalex.org/W2898989424","https://openalex.org/W3180803030","https://openalex.org/W4293159259","https://openalex.org/W1575240748","https://openalex.org/W3006048143","https://openalex.org/W3163082695","https://openalex.org/W3090254958"],"abstract_inverted_index":{"Multi-context":[0],"configuration":[1,7,13,33,56,99],"memory":[2,27,60,65,100,117],"stores":[3],"multiple":[4,62],"sets":[5],"of":[6,14,19,32,130,143],"data":[8,34],"and":[9,53,74,92,109,136],"changes":[10],"the":[11,40,141,144],"entire":[12],"FPGA":[15],"quickly,":[16],"enabling":[17,128],"enhancement":[18],"hardware":[20],"utilization":[21],"with":[22],"dynamic":[23],"reconfiguration":[24],"architectures.":[25],"The":[26,58,114,134],"area":[28],"for":[29],"one":[30],"set":[31],"should":[35],"be":[36],"much":[37],"smaller":[38],"than":[39,121,125],"computational":[41],"resource":[42],"it":[43],"controls.":[44],"In":[45],"this":[46],"paper,":[47],"we":[48],"propose":[49],"a":[50,79,89,104],"pure-CMOS,":[51],"nonvolatile,":[52],"small-footprint":[54],"multi-context":[55,59],"memory.":[57],"includes":[61],"2Tr":[63,115],"nonvolatile":[64,116,137],"elements,":[66],"which":[67],"are":[68],"programmed":[69],"by":[70,96,103],"channel":[71],"hot-electron":[72],"injection,":[73],"allows":[75],"context":[76],"switching":[77],"in":[78,146],"single":[80],"clock":[81],"cycle.":[82],"A":[83],"primitive":[84],"dynamically":[85],"reconfigurable":[86],"device":[87],"having":[88],"lookup":[90],"table":[91],"minimum":[93],"interconnect":[94],"backed":[95],"16-bit":[97],"8-context":[98],"was":[101,112],"fabricated":[102],"0.18":[105],"um":[106],"CMOS":[107],"process":[108],"its":[110],"functionality":[111],"demonstrated.":[113],"element":[118],"is":[119],"more":[120],"4":[122],"times":[123],"denser":[124],"6Tr":[126],"SRAM,":[127],"achievement":[129],"greater":[131],"logic":[132],"density.":[133],"pure-CMOS":[135],"features":[138],"would":[139],"enhance":[140],"attractiveness":[142],"technology":[145],"many":[147],"applications.":[148]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}