{"id":"https://openalex.org/W1963688037","doi":"https://doi.org/10.1109/fpt.2014.7082752","title":"Low-latency option pricing using systolic binomial trees","display_name":"Low-latency option pricing using systolic binomial trees","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W1963688037","doi":"https://doi.org/10.1109/fpt.2014.7082752","mag":"1963688037"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2014.7082752","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2014.7082752","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046516901","display_name":"Aryan Tavakkoli","orcid":"https://orcid.org/0000-0003-0166-2949"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Aryan Tavakkoli","raw_affiliation_strings":["Dept. of Electrical and Electronic Engineering, Circuits and Systems Research Group","Circuits and Systems Research Group, Dept. of Electrical and Electronic Engineering, Imperial College London"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Electronic Engineering, Circuits and Systems Research Group","institution_ids":[]},{"raw_affiliation_string":"Circuits and Systems Research Group, Dept. of Electrical and Electronic Engineering, Imperial College London","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081452934","display_name":"David B. Thomas","orcid":"https://orcid.org/0000-0002-9671-0917"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"David B. Thomas","raw_affiliation_strings":["Dept. of Electrical and Electronic Engineering, Circuits and Systems Research Group","Circuits and Systems Research Group, Dept. of Electrical and Electronic Engineering, Imperial College London"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Electronic Engineering, Circuits and Systems Research Group","institution_ids":[]},{"raw_affiliation_string":"Circuits and Systems Research Group, Dept. of Electrical and Electronic Engineering, Imperial College London","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7866834402084351},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6769514083862305},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.593312680721283},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5892481207847595},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5676215887069702},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.507304847240448},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4781378507614136},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.4685935080051422},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.4387570321559906},{"id":"https://openalex.org/keywords/low-latency","display_name":"Low latency (capital markets)","score":0.4222310185432434},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4192185699939728},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35737258195877075},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19408780336380005},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13564079999923706}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7866834402084351},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6769514083862305},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.593312680721283},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5892481207847595},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5676215887069702},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.507304847240448},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4781378507614136},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.4685935080051422},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.4387570321559906},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.4222310185432434},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4192185699939728},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35737258195877075},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19408780336380005},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13564079999923706},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2014.7082752","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2014.7082752","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1530688151","https://openalex.org/W2013659828","https://openalex.org/W2019462857","https://openalex.org/W2030898836","https://openalex.org/W2094316810","https://openalex.org/W2102526332","https://openalex.org/W2111517919","https://openalex.org/W2147065211","https://openalex.org/W2164564117","https://openalex.org/W4234381228","https://openalex.org/W4242125880"],"related_works":["https://openalex.org/W1985549667","https://openalex.org/W3137340192","https://openalex.org/W3205411230","https://openalex.org/W4286899009","https://openalex.org/W3163341049","https://openalex.org/W9168048","https://openalex.org/W4300849822","https://openalex.org/W2364372930","https://openalex.org/W4376480820","https://openalex.org/W2018291783"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,28,68,80,87,98,106,140,147],"novel":[4],"reconfigurable":[5,120],"hardware":[6],"accelerator":[7],"for":[8],"the":[9,15,38,60,117],"pricing":[10,107],"of":[11,41,67,76,100,109,122,130,142],"American":[12],"options":[13],"using":[14],"binomial-tree":[16],"model.":[17],"The":[18,47],"proposed":[19],"architecture":[20,48],"exploits":[21],"both":[22],"pipeline":[23],"and":[24,31,105,135],"coarse-grain":[25],"parallelism":[26],"in":[27,44,133,137],"highly":[29],"efficient":[30],"scalable":[32],"systolic":[33],"solution,":[34],"designed":[35],"to":[36,54,63,71,94,116],"exploit":[37],"large":[39],"numbers":[40],"DSP":[42],"blocks":[43],"modern":[45],"architectures.":[46],"can":[49],"be":[50,95],"tuned":[51],"at":[52],"compile-time":[53],"match":[55],"user":[56],"requirements,":[57],"from":[58],"dedicating":[59],"entire":[61],"FPGA":[62,84],"low":[64],"latency":[65,99,134],"calculation":[66],"single":[69,88],"option,":[70],"high":[72],"throughput":[73,138],"concurrent":[74,123],"evaluation":[75],"multiple":[77],"options.":[78],"On":[79],"Xilinx":[81],"Virtex-7":[82],"xc7vx980t":[83],"this":[85],"allows":[86],"option":[89,124],"with":[90,97,139],"768":[91],"time":[92],"steps":[93],"priced":[96],"less":[101],"than":[102,111],"22":[103],"micro-seconds":[104],"rate":[108],"more":[110],"100":[112],"K":[113],"options/sec.":[114],"Compared":[115],"fastest":[118],"previous":[119],"implementation":[121],"evaluation,":[125],"we":[126],"achieve":[127],"an":[128],"improvement":[129],"65":[131],"x":[132],"9x":[136],"value":[141],"10.7":[143],"G":[144],"nodes/sec,":[145],"on":[146],"Virtex-4":[148],"xc4vsx55":[149],"FPGA.":[150]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}