{"id":"https://openalex.org/W2065409092","doi":"https://doi.org/10.1109/fpt.2014.7082747","title":"Is high level synthesis ready for business? A computational finance case study","display_name":"Is high level synthesis ready for business? A computational finance case study","publication_year":2014,"publication_date":"2014-12-01","ids":{"openalex":"https://openalex.org/W2065409092","doi":"https://doi.org/10.1109/fpt.2014.7082747","mag":"2065409092"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2014.7082747","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2014.7082747","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082766051","display_name":"Gordon Inggs","orcid":"https://orcid.org/0000-0002-7664-5425"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Gordon Inggs","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, United Kingdom","Dept of Electrical and Electronic Engineering, Imperial College London, London, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept of Electrical and Electronic Engineering, Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030827011","display_name":"Shane Fleming","orcid":"https://orcid.org/0000-0002-3224-278X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Shane Fleming","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, United Kingdom","Dept of Electrical and Electronic Engineering, Imperial College London, London, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept of Electrical and Electronic Engineering, Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081452934","display_name":"David B. Thomas","orcid":"https://orcid.org/0000-0002-9671-0917"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"David Thomas","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, United Kingdom","Dept of Electrical and Electronic Engineering, Imperial College London, London, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept of Electrical and Electronic Engineering, Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Wayne Luk","raw_affiliation_strings":["Department of Computing, Imperial College London, London, United Kingdom","Department of Computing; Imperial College London; London United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Department of Computing; Imperial College London; London United Kingdom","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"12","last_page":"19"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8042964935302734},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7784672975540161},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.728053092956543},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6846283674240112},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6844222545623779},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6024394035339355},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5517298579216003},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5357859134674072},{"id":"https://openalex.org/keywords/sort","display_name":"sort","score":0.5127226114273071},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46406325697898865},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.44500210881233215},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4321027100086212},{"id":"https://openalex.org/keywords/xeon-phi","display_name":"Xeon Phi","score":0.4237963557243347},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4102548062801361},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17855480313301086}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8042964935302734},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7784672975540161},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.728053092956543},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6846283674240112},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6844222545623779},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6024394035339355},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5517298579216003},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5357859134674072},{"id":"https://openalex.org/C88548561","wikidata":"https://www.wikidata.org/wiki/Q347599","display_name":"sort","level":2,"score":0.5127226114273071},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46406325697898865},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.44500210881233215},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4321027100086212},{"id":"https://openalex.org/C96972482","wikidata":"https://www.wikidata.org/wiki/Q1049168","display_name":"Xeon Phi","level":2,"score":0.4237963557243347},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4102548062801361},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17855480313301086},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2014.7082747","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2014.7082747","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6200000047683716,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1571438983","https://openalex.org/W1577789187","https://openalex.org/W1965612527","https://openalex.org/W1971013940","https://openalex.org/W1984222112","https://openalex.org/W2018055497","https://openalex.org/W2030651184","https://openalex.org/W2064978316","https://openalex.org/W2084904613","https://openalex.org/W2102526332","https://openalex.org/W2121082877","https://openalex.org/W2122465391","https://openalex.org/W2125719594","https://openalex.org/W2154009134","https://openalex.org/W6634201796","https://openalex.org/W6678286823"],"related_works":["https://openalex.org/W2526069705","https://openalex.org/W2964595714","https://openalex.org/W2079303253","https://openalex.org/W3004176791","https://openalex.org/W2170268965","https://openalex.org/W2143904576","https://openalex.org/W39695077","https://openalex.org/W2998249817","https://openalex.org/W2075537166","https://openalex.org/W2183555823"],"abstract_inverted_index":{"High":[0],"Level":[1],"Synthesis":[2],"(HLS)":[3],"tools":[4,69],"for":[5,49,63,117,180],"Field":[6],"Programmable":[7],"Gate":[8],"Arrays":[9],"(FPGAs)":[10],"have":[11],"made":[12],"considerable":[13],"progress,":[14],"and":[15,122,165],"are":[16,115],"now":[17],"sufficiently":[18],"mature":[19],"that":[20,175],"a":[21,40,44,64,110,118,163,169],"novice":[22,41,56],"developer":[23,42,94],"could":[24],"create":[25],"functionally":[26],"correct":[27],"implementation":[28,50,62],"with":[29],"limited":[30],"understanding":[31],"of":[32,46,112,120,127,139,142],"the":[33,75,137,147,158],"target":[34],"hardware.":[35],"In":[36],"this":[37,93],"case":[38],"study,":[39],"considers":[43],"benchmark":[45],"financial":[47],"problems":[48],"upon":[51],"FPGA":[52],"via":[53],"HLS.":[54],"This":[55],"starts":[57],"by":[58,152,162,168],"extending":[59],"an":[60,125,153],"existing":[61],"CPU":[65,156],"or":[66,79,102],"GPU":[67,164],"using":[68,134],"such":[70,98],"as":[71,99,105,107],"Xilinx's":[72],"Vivado":[73],"HLS,":[74],"Altera":[76],"OpenCL":[77],"SDK":[78],"Maxeler's":[80],"MaxCompiler.":[81],"When":[82,109],"their":[83],"direct":[84],"source":[85],"code":[86],"translation":[87],"inevitably":[88],"didn't":[89],"meet":[90],"performance":[91],"expectations,":[92],"then":[95],"applies":[96],"optimisations":[97,114],"exploiting":[100],"task":[101],"pipeline":[103],"parallelism":[104],"well":[106],"C-slowing.":[108],"combination":[111],"these":[113,135,172],"considered":[116],"range":[119],"devices":[121],"process":[123],"technologies,":[124],"acceleration":[126,140],"up":[128],"to":[129,146],"220":[130],"times":[131,149,160,167],"is":[132,177],"achieved":[133],"tools,":[136],"sort":[138],"expected":[141],"custom":[143],"architectures.":[144],"Compared":[145],"31":[148],"improvement":[150,161],"shown":[151],"optimised":[154],"Multicore":[155],"implementation,":[157],"60":[159],"207":[166],"Xeon":[170],"Phi,":[171],"results":[173],"suggest":[174],"HLS":[176],"indeed":[178],"ready":[179],"industrial":[181],"adoption.":[182]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}