{"id":"https://openalex.org/W2054190767","doi":"https://doi.org/10.1109/fpt.2013.6718392","title":"A 66.1 Gbps single-pipeline AES on FPGA","display_name":"A 66.1 Gbps single-pipeline AES on FPGA","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2054190767","doi":"https://doi.org/10.1109/fpt.2013.6718392","mag":"2054190767"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2013.6718392","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2013.6718392","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100409523","display_name":"Qiang Liu","orcid":"https://orcid.org/0000-0003-1375-0508"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Qiang Liu","raw_affiliation_strings":["School of Electronic Information Engineering, Tianjin University, China","Sch. of Electron. Inf. Eng., Tianjin Univ., Tianjin, China#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Electronic Information Engineering, Tianjin University, China","institution_ids":["https://openalex.org/I162868743"]},{"raw_affiliation_string":"Sch. of Electron. Inf. Eng., Tianjin Univ., Tianjin, China#TAB#","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036687216","display_name":"Zhenyu Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhenyu Xu","raw_affiliation_strings":["School of Electronic Information Engineering, Tianjin University, China","Sch. of Electron. Inf. Eng., Tianjin Univ., Tianjin, China#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Electronic Information Engineering, Tianjin University, China","institution_ids":["https://openalex.org/I162868743"]},{"raw_affiliation_string":"Sch. of Electron. Inf. Eng., Tianjin Univ., Tianjin, China#TAB#","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101635167","display_name":"Ye Yuan","orcid":"https://orcid.org/0000-0001-8106-2921"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ye Yuan","raw_affiliation_strings":["School of Electronic Information Engineering, Tianjin University, China","Sch. of Electron. Inf. Eng., Tianjin Univ., Tianjin, China#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Electronic Information Engineering, Tianjin University, China","institution_ids":["https://openalex.org/I162868743"]},{"raw_affiliation_string":"Sch. of Electron. Inf. Eng., Tianjin Univ., Tianjin, China#TAB#","institution_ids":["https://openalex.org/I162868743"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100409523"],"corresponding_institution_ids":["https://openalex.org/I162868743"],"apc_list":null,"apc_paid":null,"fwci":4.8092,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.94866398,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"378","last_page":"381"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9017305374145508},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8287384510040283},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.8281180262565613},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.8019666075706482},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7706490755081177},{"id":"https://openalex.org/keywords/advanced-encryption-standard","display_name":"Advanced Encryption Standard","score":0.707485020160675},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.6884274482727051},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6811527013778687},{"id":"https://openalex.org/keywords/aes-implementations","display_name":"AES implementations","score":0.6494663953781128},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5944740176200867},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4831359088420868},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4493461549282074},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3495748043060303},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33914610743522644},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11473879218101501},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08368837833404541},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.07097619771957397}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9017305374145508},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8287384510040283},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.8281180262565613},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.8019666075706482},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7706490755081177},{"id":"https://openalex.org/C94520183","wikidata":"https://www.wikidata.org/wiki/Q190746","display_name":"Advanced Encryption Standard","level":3,"score":0.707485020160675},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.6884274482727051},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6811527013778687},{"id":"https://openalex.org/C46331935","wikidata":"https://www.wikidata.org/wiki/Q4651362","display_name":"AES implementations","level":4,"score":0.6494663953781128},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5944740176200867},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4831359088420868},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4493461549282074},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3495748043060303},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33914610743522644},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11473879218101501},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08368837833404541},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.07097619771957397}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2013.6718392","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2013.6718392","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W104126654","https://openalex.org/W1572432318","https://openalex.org/W1979123776","https://openalex.org/W1995730173","https://openalex.org/W2073789311","https://openalex.org/W2090419880","https://openalex.org/W2109596124","https://openalex.org/W2355550369"],"related_works":["https://openalex.org/W2967788430","https://openalex.org/W2891272018","https://openalex.org/W1975649745","https://openalex.org/W2161048573","https://openalex.org/W1703859826","https://openalex.org/W2392288291","https://openalex.org/W3121248233","https://openalex.org/W2393941228","https://openalex.org/W4248712873","https://openalex.org/W2541639725"],"abstract_inverted_index":{"Targeting":[0],"real-time":[1],"encryption/decryption":[2,56],"of":[3,54,74,108,131],"high":[4,13],"speed":[5],"data":[6],"communication,":[7],"this":[8],"paper":[9],"proposes":[10],"an":[11],"FPGA-based":[12],"throughput":[14,110,112,130],"AES":[15,22,76,101,117],"design.":[16],"The":[17,87],"critical":[18],"functions":[19],"involved":[20],"in":[21,106],"are":[23],"broken":[24],"into":[25,34],"elementary":[26],"logic":[27],"operations":[28,67],"to":[29,40,70,82],"gain":[30],"the":[31,35,55,72,75,83,115],"deep":[32],"insight":[33],"performance":[36],"bottleneck.":[37],"With":[38],"respect":[39],"FPGA":[41,93,137],"structures,":[42],"a":[43,59,129,135],"datapath":[44],"with":[45,64,98,119],"two":[46],"balanced":[47],"pipeline":[48,121],"stages":[49],"is":[50,68,79,89,96],"determined":[51],"for":[52],"each":[53],"rounds.":[57],"Meanwhile,":[58],"new":[60],"key":[61],"expansion":[62],"scheme":[63],"additional":[65],"nonlinear":[66],"proposed":[69,116],"increase":[71],"security":[73],"implementation":[77],"and":[78,95,111,127],"well":[80],"matched":[81],"two-stage":[84],"pipelining":[85],"datapath.":[86],"design":[88,118],"evaluated":[90],"on":[91,134],"various":[92],"devices":[94],"compared":[97],"several":[99],"existing":[100,125],"implementations.":[102],"Results":[103],"show":[104],"that":[105],"terms":[107],"both":[109],"per":[113],"slice":[114],"single":[120],"can":[122],"overcome":[123],"most":[124],"designs":[126],"achieves":[128],"66.1":[132],"Gbps":[133],"latest":[136],"device.":[138]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}