{"id":"https://openalex.org/W2074183187","doi":"https://doi.org/10.1109/fpt.2013.6718378","title":"A connection-based router for FPGAs","display_name":"A connection-based router for FPGAs","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2074183187","doi":"https://doi.org/10.1109/fpt.2013.6718378","mag":"2074183187"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2013.6718378","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2013.6718378","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://biblio.ugent.be/publication/4254446/file/4254463.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073897749","display_name":"Elias Vansteenkiste","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Elias Vansteenkiste","raw_affiliation_strings":["Hardware and Embedded Systems Team, Information Systems, Ghent University, Belgium","Dept. of Electron. & Inf. Syst., Ghent Univ., Ghent, Belgium"],"affiliations":[{"raw_affiliation_string":"Hardware and Embedded Systems Team, Information Systems, Ghent University, Belgium","institution_ids":["https://openalex.org/I32597200"]},{"raw_affiliation_string":"Dept. of Electron. & Inf. Syst., Ghent Univ., Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053420008","display_name":"Karel Bruneel","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Karel Bruneel","raw_affiliation_strings":["Hardware and Embedded Systems Team, Information Systems, Ghent University, Belgium","Dept. of Electron. & Inf. Syst., Ghent Univ., Ghent, Belgium"],"affiliations":[{"raw_affiliation_string":"Hardware and Embedded Systems Team, Information Systems, Ghent University, Belgium","institution_ids":["https://openalex.org/I32597200"]},{"raw_affiliation_string":"Dept. of Electron. & Inf. Syst., Ghent Univ., Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dirk Stroobandt","raw_affiliation_strings":["Hardware and Embedded Systems Team, Information Systems, Ghent University, Belgium","Dept. of Electron. & Inf. Syst., Ghent Univ., Ghent, Belgium"],"affiliations":[{"raw_affiliation_string":"Hardware and Embedded Systems Team, Information Systems, Ghent University, Belgium","institution_ids":["https://openalex.org/I32597200"]},{"raw_affiliation_string":"Dept. of Electron. & Inf. Syst., Ghent Univ., Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5073897749"],"corresponding_institution_ids":["https://openalex.org/I32597200"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.135499,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"326","last_page":"329"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.8525897860527039},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7084793448448181},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6847838163375854},{"id":"https://openalex.org/keywords/connection","display_name":"Connection (principal bundle)","score":0.6450947523117065},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5830097794532776},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.5728853940963745},{"id":"https://openalex.org/keywords/routing-table","display_name":"Routing table","score":0.4903152287006378},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.4562562108039856},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.43700236082077026},{"id":"https://openalex.org/keywords/metrics","display_name":"Metrics","score":0.41346442699432373},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3948647975921631},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.34708940982818604},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.34519150853157043},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24227145314216614},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14735135436058044}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.8525897860527039},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7084793448448181},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6847838163375854},{"id":"https://openalex.org/C13355873","wikidata":"https://www.wikidata.org/wiki/Q2920850","display_name":"Connection (principal bundle)","level":2,"score":0.6450947523117065},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5830097794532776},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.5728853940963745},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.4903152287006378},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.4562562108039856},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.43700236082077026},{"id":"https://openalex.org/C195780805","wikidata":"https://www.wikidata.org/wiki/Q1535986","display_name":"Metrics","level":5,"score":0.41346442699432373},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3948647975921631},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.34708940982818604},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.34519150853157043},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24227145314216614},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14735135436058044},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpt.2013.6718378","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2013.6718378","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},{"id":"pmh:oai:archive.ugent.be:4254446","is_oa":true,"landing_page_url":"http://hdl.handle.net/1854/LU-4254446","pdf_url":"https://biblio.ugent.be/publication/4254446/file/4254463.pdf","source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISBN: 9781479921997","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:archive.ugent.be:4254446","is_oa":true,"landing_page_url":"http://hdl.handle.net/1854/LU-4254446","pdf_url":"https://biblio.ugent.be/publication/4254446/file/4254463.pdf","source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISBN: 9781479921997","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7900000214576721,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2074183187.pdf"},"referenced_works_count":7,"referenced_works":["https://openalex.org/W1978599303","https://openalex.org/W2076375531","https://openalex.org/W2105011467","https://openalex.org/W2138383740","https://openalex.org/W2153580689","https://openalex.org/W2275304190","https://openalex.org/W4206262605"],"related_works":["https://openalex.org/W2139584334","https://openalex.org/W2168517869","https://openalex.org/W1193960132","https://openalex.org/W4234214763","https://openalex.org/W2887152003","https://openalex.org/W2127873929","https://openalex.org/W2171842537","https://openalex.org/W4255030887","https://openalex.org/W2481444631","https://openalex.org/W2779352217"],"abstract_inverted_index":{"The":[0,97],"FPGA's":[1],"interconnection":[2],"network":[3],"not":[4],"only":[5],"requires":[6],"the":[7,11,18,22,28,31,51,65,73,87,103,109,141,146,152,156],"larger":[8],"portion":[9],"of":[10,30,59,68,83,111,140,149],"total":[12],"silicon":[13],"area":[14],"in":[15],"comparison":[16],"to":[17,27,90,94,123,161],"logic":[19],"available":[20],"on":[21,108,114],"FPGA,":[23],"it":[24,37],"also":[25],"contributes":[26],"majority":[29],"delay":[32],"and":[33,63,79,134],"power":[34],"consumption.":[35],"Therefore":[36],"is":[38,54,57,100,121,159],"essential":[39],"that":[40],"routing":[41,66,125,132,142,163],"algorithms":[42],"are":[43],"as":[44,46,151],"efficient":[45],"possible.":[47],"In":[48],"this":[49],"work":[50],"connection":[52,88,98,157],"router":[53,89,99,107,158],"introduced.":[55],"It":[56,120],"capable":[58],"partially":[60],"ripping":[61],"up":[62,78],"rerouting":[64],"trees":[67],"nets.":[69],"To":[70],"achieve":[71],"this,":[72],"main":[74],"congestion":[75],"loop":[76],"rips":[77],"reroutes":[80],"connections":[81],"instead":[82],"nets,":[84],"which":[85],"allows":[86],"converge":[91],"much":[92],"faster":[93,128,136],"a":[95,115,130],"solution.":[96],"compared":[101],"with":[102,165],"VPR":[104,153],"directed":[105,154],"search":[106],"basis":[110],"VTR":[112],"benchmarks":[113],"modern":[116],"commercial":[117],"FPGA":[118],"architecture.":[119],"able":[122,160],"find":[124,162],"solutions":[126,164],"4.4%":[127],"for":[129,137],"relaxed":[131],"problem":[133],"84.3%":[135],"hard":[138],"instances":[139],"problem.":[143],"And":[144],"given":[145],"same":[147],"amount":[148],"time":[150],"search,":[155],"5.8%":[166],"less":[167],"tracks":[168],"per":[169],"channel.":[170]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}