{"id":"https://openalex.org/W2023001501","doi":"https://doi.org/10.1109/fpt.2013.6718372","title":"A high-throughput FPGA architecture for parallel connected components analysis based on label reuse","display_name":"A high-throughput FPGA architecture for parallel connected components analysis based on label reuse","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2023001501","doi":"https://doi.org/10.1109/fpt.2013.6718372","mag":"2023001501"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2013.6718372","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2013.6718372","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000627792","display_name":"Michael J. Klaiber","orcid":"https://orcid.org/0000-0001-8286-7000"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael J. Klaiber","raw_affiliation_strings":["Institute for Parallel and Distributed Systems, University of Stuttgart","Inst. for Parallel & Distrib. Syst., Univ. of Stuttgart, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Parallel and Distributed Systems, University of Stuttgart","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Inst. for Parallel & Distrib. Syst., Univ. of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030115213","display_name":"Donald G. Bailey","orcid":"https://orcid.org/0000-0002-1025-3680"},"institutions":[{"id":"https://openalex.org/I51158804","display_name":"Massey University","ror":"https://ror.org/052czxv31","country_code":"NZ","type":"education","lineage":["https://openalex.org/I51158804"]}],"countries":["NZ"],"is_corresponding":false,"raw_author_name":"Donald G. Bailey","raw_affiliation_strings":["School of Engineering and Advanced Technology, Massey University, Palmerston, North","School of Engineering and Advanced Technology, Massey University , Palmerston North , New Zealand"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering and Advanced Technology, Massey University, Palmerston, North","institution_ids":["https://openalex.org/I51158804"]},{"raw_affiliation_string":"School of Engineering and Advanced Technology, Massey University , Palmerston North , New Zealand","institution_ids":["https://openalex.org/I51158804"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040560127","display_name":"Silvia Ahmed","orcid":"https://orcid.org/0000-0002-2306-5857"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Silvia Ahmed","raw_affiliation_strings":["Institute for Parallel and Distributed Systems, University of Stuttgart","Inst. for Parallel & Distrib. Syst., Univ. of Stuttgart, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Parallel and Distributed Systems, University of Stuttgart","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Inst. for Parallel & Distrib. Syst., Univ. of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056212417","display_name":"Yousef Baroud","orcid":null},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Yousef Baroud","raw_affiliation_strings":["Institute for Parallel and Distributed Systems, University of Stuttgart","Inst. for Parallel & Distrib. Syst., Univ. of Stuttgart, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Parallel and Distributed Systems, University of Stuttgart","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Inst. for Parallel & Distrib. Syst., Univ. of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039812689","display_name":"Sven Simon","orcid":"https://orcid.org/0000-0002-6204-5437"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sven Simon","raw_affiliation_strings":["Institute for Parallel and Distributed Systems, University of Stuttgart","Inst. for Parallel & Distrib. Syst., Univ. of Stuttgart, Stuttgart, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Parallel and Distributed Systems, University of Stuttgart","institution_ids":["https://openalex.org/I100066346"]},{"raw_affiliation_string":"Inst. for Parallel & Distrib. Syst., Univ. of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.5914,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.93778838,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"302","last_page":"305"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12923","display_name":"Digital Image Processing Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12923","display_name":"Digital Image Processing Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9879999756813049,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8201054930686951},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.734930157661438},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.7113100290298462},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6397228837013245},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6315405964851379},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5472464561462402},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5433658957481384},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.5159250497817993},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48758047819137573},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4632242023944855},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4338720738887787},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.4140571057796478},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3949466049671173},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1652030348777771},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12831604480743408},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0832928717136383}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8201054930686951},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.734930157661438},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.7113100290298462},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6397228837013245},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6315405964851379},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5472464561462402},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5433658957481384},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.5159250497817993},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48758047819137573},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4632242023944855},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4338720738887787},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.4140571057796478},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3949466049671173},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1652030348777771},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12831604480743408},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0832928717136383},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2013.6718372","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2013.6718372","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1969148345","https://openalex.org/W1973437677","https://openalex.org/W2044146725","https://openalex.org/W2075179322","https://openalex.org/W2090523578","https://openalex.org/W2095101540","https://openalex.org/W2105442272","https://openalex.org/W2134267285","https://openalex.org/W2170495277","https://openalex.org/W2337949344","https://openalex.org/W4240569617","https://openalex.org/W4285719527","https://openalex.org/W6675873586","https://openalex.org/W6703509248"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2384475851","https://openalex.org/W2000444236","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2316202402","https://openalex.org/W2353602216","https://openalex.org/W2074043759","https://openalex.org/W2082487009"],"abstract_inverted_index":{"A":[0],"memory":[1,55,71],"efficient":[2],"architecture":[3,40],"for":[4,10],"single-pass":[5],"connected":[6],"components":[7],"analysis":[8],"suited":[9],"high":[11,22],"throughput":[12,23],"embedded":[13,77],"image":[14,27,48,78],"processing":[15,79],"systems":[16],"is":[17,68,72],"proposed":[18],"which":[19],"achieves":[20],"a":[21,57,73],"by":[24,56],"partitioning":[25],"the":[26,39,47,52],"into":[28],"several":[29],"vertical":[30],"slices":[31],"processed":[32],"in":[33,76],"parallel.":[34],"The":[35],"low":[36],"latency":[37],"of":[38,43,54,59],"allows":[41],"reuse":[42],"labels":[44],"associated":[45],"with":[46],"objects.":[49],"This":[50,67],"reduces":[51],"amount":[53],"factor":[58],"more":[60],"than":[61],"5":[62],"compared":[63],"to":[64],"previous":[65],"work.":[66],"significant,":[69],"since":[70],"critical":[74],"resource":[75],"on":[80],"FPGAs.":[81]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}