{"id":"https://openalex.org/W2093905071","doi":"https://doi.org/10.1109/fpt.2013.6718366","title":"StML: Bridging the gap between FPGA design and HDL circuit description","display_name":"StML: Bridging the gap between FPGA design and HDL circuit description","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2093905071","doi":"https://doi.org/10.1109/fpt.2013.6718366","mag":"2093905071"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2013.6718366","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2013.6718366","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017901240","display_name":"Dustin Peterson","orcid":null},"institutions":[{"id":"https://openalex.org/I8087733","display_name":"University of T\u00fcbingen","ror":"https://ror.org/03a1kwz48","country_code":"DE","type":"education","lineage":["https://openalex.org/I8087733"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Dustin Peterson","raw_affiliation_strings":["Embedded Systems Department of Computer Science, Faculty of Science Eberhard Karls Universitaet Tuebingen Tuebingen, Germany","Dept. of Comput. Sci., Eberhard Karls Univ. Tuebingen, Tubingen, Germany"],"affiliations":[{"raw_affiliation_string":"Embedded Systems Department of Computer Science, Faculty of Science Eberhard Karls Universitaet Tuebingen Tuebingen, Germany","institution_ids":["https://openalex.org/I8087733"]},{"raw_affiliation_string":"Dept. of Comput. Sci., Eberhard Karls Univ. Tuebingen, Tubingen, Germany","institution_ids":["https://openalex.org/I8087733"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074802358","display_name":"Oliver Bringmann","orcid":"https://orcid.org/0000-0002-1615-507X"},"institutions":[{"id":"https://openalex.org/I8087733","display_name":"University of T\u00fcbingen","ror":"https://ror.org/03a1kwz48","country_code":"DE","type":"education","lineage":["https://openalex.org/I8087733"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Oliver Bringmann","raw_affiliation_strings":["Embedded Systems Department of Computer Science, Faculty of Science Eberhard Karls Universitaet Tuebingen Tuebingen, Germany","Dept. of Comput. Sci., Eberhard Karls Univ. Tuebingen, Tubingen, Germany"],"affiliations":[{"raw_affiliation_string":"Embedded Systems Department of Computer Science, Faculty of Science Eberhard Karls Universitaet Tuebingen Tuebingen, Germany","institution_ids":["https://openalex.org/I8087733"]},{"raw_affiliation_string":"Dept. of Comput. Sci., Eberhard Karls Univ. Tuebingen, Tubingen, Germany","institution_ids":["https://openalex.org/I8087733"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021731888","display_name":"Thomas Schweizer","orcid":"https://orcid.org/0000-0001-6555-8265"},"institutions":[{"id":"https://openalex.org/I8087733","display_name":"University of T\u00fcbingen","ror":"https://ror.org/03a1kwz48","country_code":"DE","type":"education","lineage":["https://openalex.org/I8087733"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Thomas Schweizer","raw_affiliation_strings":["Computer Engineering Department of Computer Science, Faculty of Science Eberhard Karls Universitaet Tuebingen Tuebingen, Germany","Dept. of Comput. Sci., Eberhard Karls Univ. Tuebingen, Tubingen, Germany"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Department of Computer Science, Faculty of Science Eberhard Karls Universitaet Tuebingen Tuebingen, Germany","institution_ids":["https://openalex.org/I8087733"]},{"raw_affiliation_string":"Dept. of Comput. Sci., Eberhard Karls Univ. Tuebingen, Tubingen, Germany","institution_ids":["https://openalex.org/I8087733"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087076980","display_name":"Wolfgang Rosenstiel","orcid":null},"institutions":[{"id":"https://openalex.org/I8087733","display_name":"University of T\u00fcbingen","ror":"https://ror.org/03a1kwz48","country_code":"DE","type":"education","lineage":["https://openalex.org/I8087733"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Wolfgang Rosenstiel","raw_affiliation_strings":["Computer Engineering Department of Computer Science, Faculty of Science Eberhard Karls Universitaet Tuebingen Tuebingen, Germany","Dept. of Comput. Sci., Eberhard Karls Univ. Tuebingen, Tubingen, Germany"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Department of Computer Science, Faculty of Science Eberhard Karls Universitaet Tuebingen Tuebingen, Germany","institution_ids":["https://openalex.org/I8087733"]},{"raw_affiliation_string":"Dept. of Comput. Sci., Eberhard Karls Univ. Tuebingen, Tubingen, Germany","institution_ids":["https://openalex.org/I8087733"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5017901240"],"corresponding_institution_ids":["https://openalex.org/I8087733"],"apc_list":null,"apc_paid":null,"fwci":0.9456,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.7705562,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"18","issue":null,"first_page":"278","last_page":"285"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8117104172706604},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7521345615386963},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.726087749004364},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5846729874610901},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5439735054969788},{"id":"https://openalex.org/keywords/bridging","display_name":"Bridging (networking)","score":0.5074872374534607},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.47861379384994507},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4760415554046631},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.45996955037117004},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45056360960006714},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4416593611240387},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.4373278021812439},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.429721474647522},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4218122959136963},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36227908730506897},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3578298091888428},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.3302629590034485},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08422631025314331},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.08339792490005493},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07981950044631958}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8117104172706604},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7521345615386963},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.726087749004364},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5846729874610901},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5439735054969788},{"id":"https://openalex.org/C174348530","wikidata":"https://www.wikidata.org/wiki/Q188635","display_name":"Bridging (networking)","level":2,"score":0.5074872374534607},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.47861379384994507},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4760415554046631},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.45996955037117004},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45056360960006714},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4416593611240387},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.4373278021812439},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.429721474647522},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4218122959136963},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36227908730506897},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3578298091888428},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.3302629590034485},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08422631025314331},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.08339792490005493},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07981950044631958},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2013.6718366","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2013.6718366","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W157706557","https://openalex.org/W1988983317","https://openalex.org/W2005006301","https://openalex.org/W2008117642","https://openalex.org/W2021705882","https://openalex.org/W2028336529","https://openalex.org/W2048110685","https://openalex.org/W2096132155","https://openalex.org/W2101298207","https://openalex.org/W2102172561","https://openalex.org/W2149583371","https://openalex.org/W2161358717","https://openalex.org/W2171549192","https://openalex.org/W2295683841","https://openalex.org/W2542866943"],"related_works":["https://openalex.org/W59945861","https://openalex.org/W1551967076","https://openalex.org/W2151163382","https://openalex.org/W4256382613","https://openalex.org/W316163056","https://openalex.org/W2092972345","https://openalex.org/W2138414258","https://openalex.org/W2172169890","https://openalex.org/W2527311635","https://openalex.org/W1528221867"],"abstract_inverted_index":{"FPGA":[0,58,80],"circuit":[1,30,81,148],"implementation":[2],"is":[3],"a":[4,28,53,88,124,142],"unidirectional":[5],"and":[6,60,107,150,165],"time-consuming":[7,72],"process.":[8],"Existing":[9],"approaches":[10,33],"like":[11],"the":[12,24,67,70,79,118,134,154,158,173,187],"incremental":[13],"synthesis":[14],"try":[15],"to":[16,22,51,181,184],"shorten":[17],"it,":[18],"but":[19],"still":[20],"need":[21],"execute":[23],"whole":[25],"flow":[26],"for":[27,167,186],"changed":[29],"partition.":[31],"Other":[32],"circumvent":[34],"process":[35],"stages":[36,73],"by":[37,102],"providing":[38],"bidirectional":[39,54],"mappings":[40],"between":[41,56,127,145,163],"their":[42],"results.":[43],"In":[44],"this":[45,137],"paper":[46],"we":[47],"propose":[48],"an":[49,57,108],"approach":[50,86],"provide":[52],"link":[55,65],"design":[59],"its":[61,100],"HDL":[62],"code.":[63],"This":[64],"enables":[66],"circumvention":[68],"of":[69,78,104,111,117,136,172],"most":[71],"(synthesis,":[74],"mapping,":[75],"placing,":[76],"routing)":[77],"implementation.":[82],"We":[83,98],"implemented":[84],"our":[85],"in":[87],"Java-based":[89],"EDA":[90],"tool":[91],"library,":[92],"called":[93],"Static":[94],"Mapping":[95],"Library":[96],"(StML).":[97],"demonstrate":[99],"applicability":[101],"means":[103],"hardware":[105],"debugging":[106],"RTL-based":[109,168],"injection":[110,176],"permanent":[112],"faults,":[113],"built":[114],"on":[115],"top":[116],"StML.":[119],"Experimental":[120],"results":[121],"illustrate":[122,141],"that":[123],"mapping":[125,151,156],"coverage":[126],"98.5%-100.0%":[128],"can":[129],"be":[130,182],"obtained,":[131],"which":[132],"substantiates":[133],"feasibility":[135],"approach.":[138],"Further":[139],"experiments":[140],"controllable":[143],"tradeoff":[144],"area":[146,159],"overhead,":[147],"granularity":[149],"granularity.":[152],"With":[153],"finest":[155],"granularity,":[157],"overhead":[160],"has":[161,178],"been":[162,179],"1.8%":[164],"60.2%":[166],"circuits.":[169,189],"The":[170],"speedup":[171],"proposed":[174],"fault":[175],"method":[177],"estimated":[180],"up":[183],"6x":[185],"tested":[188]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}