{"id":"https://openalex.org/W2062616902","doi":"https://doi.org/10.1109/fpt.2013.6718360","title":"Maximizing speed and density of tiled FPGA overlays via partitioning","display_name":"Maximizing speed and density of tiled FPGA overlays via partitioning","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2062616902","doi":"https://doi.org/10.1109/fpt.2013.6718360","mag":"2062616902"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2013.6718360","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2013.6718360","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069087129","display_name":"Charles Eric LaForest","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Charles Eric LaForest","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Univ. of Toronto, Toronto, ON, Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Toronto, Toronto, ON, Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110755517","display_name":"J. Gregory Steffan","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"J. Gregory Steffan","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Univ. of Toronto, Toronto, ON, Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Toronto, Toronto, ON, Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.3774,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.67552439,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"1","issue":null,"first_page":"238","last_page":"245"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.8171676397323608},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7387200593948364},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7317671179771423},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5221907496452332},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4467794597148895},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32576853036880493},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3254204988479614},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17439311742782593}],"concepts":[{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.8171676397323608},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7387200593948364},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7317671179771423},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5221907496452332},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4467794597148895},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32576853036880493},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3254204988479614},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17439311742782593}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpt.2013.6718360","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2013.6718360","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.636.9465","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.636.9465","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~laforest/partitioning/ICFPT2013-LaForest-Paper.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5600000023841858,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1964784760","https://openalex.org/W1968630848","https://openalex.org/W2012012429","https://openalex.org/W2016889342","https://openalex.org/W2023406772","https://openalex.org/W2026629685","https://openalex.org/W2038318386","https://openalex.org/W2054388295","https://openalex.org/W2059817063","https://openalex.org/W2084719608","https://openalex.org/W2096281944","https://openalex.org/W2096378657","https://openalex.org/W2097959379","https://openalex.org/W2100949780","https://openalex.org/W2102325484","https://openalex.org/W2116094656","https://openalex.org/W2130425801","https://openalex.org/W2146449469","https://openalex.org/W2154881179","https://openalex.org/W2155729354","https://openalex.org/W2159844683","https://openalex.org/W2294010086","https://openalex.org/W4254806666"],"related_works":["https://openalex.org/W595346907","https://openalex.org/W153296825","https://openalex.org/W598989511","https://openalex.org/W2375779923","https://openalex.org/W1967800214","https://openalex.org/W2055675609","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882"],"abstract_inverted_index":{"Abstract\u2014Common":[0],"practice":[1],"for":[2,61],"large":[3],"FPGA":[4],"design":[5,26,153],"projects":[6,27],"is":[7],"to":[8,15,30,37,83,134,138,174,181,192,251,259],"divide":[9],"sub-projects":[10],"into":[11],"separate":[12],"synthesis":[13],"partitions":[14],"allow":[16],"incremental":[17],"recompilation":[18],"as":[19,39,43,106,216],"each":[20],"sub-project":[21],"evolves.":[22],"In":[23,55,89],"contrast,":[24],"smaller":[25],"avoid":[28],"partitioning":[29,82,133,184,214],"give":[31],"the":[32,35,47,94,139,152,186,211,217,233],"CAD":[33,140,156],"tool":[34,141,157],"freedom":[36],"perform":[38],"many":[40,203],"global":[41],"optimizations":[42,48],"possible,":[44],"knowing":[45],"that":[46,60],"normally":[49],"improve":[50,87],"performance":[51,255],"and":[52,69,86,100,176,188,194,207],"possibly":[53],"area.":[54],"this":[56],"paper,":[57],"we":[58,91,130,167],"show":[59],"high-speed":[62],"tiled":[63,220],"designs":[64],"composed":[65,103],"of":[66,75,96,104,151,196,199,219,232,235,239],"duplicated":[67],"components":[68],"hence":[70],"having":[71],"multi-localities":[72,144,162],"(multiple":[73],"instances":[74],"equivalent":[76],"logic),":[77],"a":[78,112,146,197,237],"designer":[79],"can":[80,131,168],"use":[81,132],"preserve":[84],"multi-locality":[85],"per-formance.":[88],"particular,":[90],"focus":[92],"on":[93,123],"lanes":[95,224],"SIMD":[97,164],"soft":[98,165,200,242],"processors":[99,243],"multicore":[101],"meshes":[102],"them,":[105],"compiled":[107],"by":[108,160,267],"Quartus":[109],"12.1":[110],"targeting":[111],"Stratix":[113],"IV":[114],"EP4SE230F29C2":[115],"device.":[116],"We":[117],"demonstrate":[118],"that,":[119],"with":[120],"negligible":[121],"impact":[122],"compile":[124],"time":[125],"(less":[126],"than":[127],"\u00b110%):":[128],"(i)":[129],"provide":[135],"high-level":[136],"information":[137],"about":[142],"preserving":[143,161],"in":[145],"design,":[147],"without":[148],"low-level":[149],"micro-managing":[150],"description":[154],"or":[155,225],"settings;":[158],"(ii)":[159],"within":[163],"processors,":[166,201],"increase":[169,215],"both":[170],"frequency":[171],"(by":[172,179,190],"up":[173,180,191,250,258],"31%)":[175],"compute":[177],"density":[178,187],"15%);":[182],"(iii)":[183],"improves":[185,244],"speed":[189],"51":[193],"54%)":[195],"mesh":[198,208,226,238],"across":[202],"building":[204],"block":[205],"configurations":[206],"geometries;":[209],"(iv)":[210],"improvements":[212],"from":[213,248,256],"number":[218],"computing":[221],"elements":[222],"(SIMD":[223],"nodes)":[227],"increases.":[228],"As":[229],"an":[230],"example":[231],"benefits":[234],"partitioning,":[236],"102":[240],"scalar":[241],"its":[245,253,264],"operating":[246],"fre-quency":[247],"284":[249],"437MHz,":[252],"peak":[254],"28,968":[257],"44,574":[260],"MIPS,":[261],"while":[262],"increasing":[263],"logic":[265],"area":[266],"only":[268],"0.85%.":[269],"I.":[270]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}