{"id":"https://openalex.org/W1999819296","doi":"https://doi.org/10.1109/fpt.2013.6718341","title":"Making domain-specific hardware synthesis tools cost-efficient","display_name":"Making domain-specific hardware synthesis tools cost-efficient","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W1999819296","doi":"https://doi.org/10.1109/fpt.2013.6718341","mag":"1999819296"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2013.6718341","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2013.6718341","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://zenodo.org/record/3431088","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012088918","display_name":"Nithin V. George","orcid":"https://orcid.org/0000-0002-7131-7238"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Nithin George","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Processor Architecture Laboratory","\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Processor Architecture Laboratory","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102760981","display_name":"David Novo","orcid":"https://orcid.org/0000-0002-5510-4152"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"David Novo","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Processor Architecture Laboratory","\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Processor Architecture Laboratory","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003153354","display_name":"Tiark Rompf","orcid":"https://orcid.org/0000-0002-2068-3238"},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]},{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"Tiark Rompf","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Programming Methods Laboratory","Oracle (United States), Austin, United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Programming Methods Laboratory","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Oracle (United States), Austin, United States","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085410724","display_name":"Martin Odersky","orcid":"https://orcid.org/0009-0005-3923-8993"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Martin Odersky","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Programming Methods Laboratory","\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Programming Methods Laboratory","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020575991","display_name":"Paolo Ienne","orcid":"https://orcid.org/0000-0002-6142-7345"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Paolo Ienne","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Processor Architecture Laboratory","\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Processor Architecture Laboratory","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.4916,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.88860356,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"120","last_page":"127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8567535877227783},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7971086502075195},{"id":"https://openalex.org/keywords/digital-subscriber-line","display_name":"Digital subscriber line","score":0.6233954429626465},{"id":"https://openalex.org/keywords/scala","display_name":"Scala","score":0.5928330421447754},{"id":"https://openalex.org/keywords/domain-specific-language","display_name":"Domain-specific language","score":0.5917490124702454},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5853923559188843},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4998784065246582},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4719128906726837},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.4414314925670624},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.42068421840667725},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4177098274230957},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35488361120224},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35025012493133545},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.22386404871940613},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.20395997166633606},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.18027445673942566},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09498828649520874}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8567535877227783},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7971086502075195},{"id":"https://openalex.org/C201374245","wikidata":"https://www.wikidata.org/wiki/Q104534","display_name":"Digital subscriber line","level":2,"score":0.6233954429626465},{"id":"https://openalex.org/C109701466","wikidata":"https://www.wikidata.org/wiki/Q460584","display_name":"Scala","level":3,"score":0.5928330421447754},{"id":"https://openalex.org/C135257023","wikidata":"https://www.wikidata.org/wiki/Q691358","display_name":"Domain-specific language","level":2,"score":0.5917490124702454},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5853923559188843},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4998784065246582},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4719128906726837},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.4414314925670624},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.42068421840667725},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4177098274230957},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35488361120224},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35025012493133545},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.22386404871940613},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.20395997166633606},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.18027445673942566},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09498828649520874},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpt.2013.6718341","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2013.6718341","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},{"id":"pmh:oai:zenodo.org:3431088","is_oa":true,"landing_page_url":"https://zenodo.org/record/3431088","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":{"id":"pmh:oai:zenodo.org:3431088","is_oa":true,"landing_page_url":"https://zenodo.org/record/3431088","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferencePaper"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.4300000071525574,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W42313609","https://openalex.org/W114164142","https://openalex.org/W1530279678","https://openalex.org/W1984222112","https://openalex.org/W2000921084","https://openalex.org/W2008070495","https://openalex.org/W2018055497","https://openalex.org/W2024381286","https://openalex.org/W2030898836","https://openalex.org/W2054625910","https://openalex.org/W2087852986","https://openalex.org/W2102562397","https://openalex.org/W2103798154","https://openalex.org/W2127699991","https://openalex.org/W2130179171","https://openalex.org/W2131023841","https://openalex.org/W2141597697","https://openalex.org/W2147578933","https://openalex.org/W2153185479","https://openalex.org/W2166029537","https://openalex.org/W2168113051","https://openalex.org/W2170675383","https://openalex.org/W2171429297","https://openalex.org/W4246166885"],"related_works":["https://openalex.org/W2119542776","https://openalex.org/W2460228634","https://openalex.org/W2014596857","https://openalex.org/W2582410692","https://openalex.org/W2140083133","https://openalex.org/W1485300234","https://openalex.org/W2258960507","https://openalex.org/W2097052821","https://openalex.org/W3124124991","https://openalex.org/W307712065"],"abstract_inverted_index":{"Tools":[0],"to":[1,71,100,109,151,177,185],"design":[2,215],"hardware":[3,14,155],"at":[4,103,124,134],"a":[5,40,67,94,168,194,218],"high":[6,212],"level":[7,126,136],"of":[8,127,137,157],"abstraction":[9,105],"promise":[10],"software-like":[11],"productivity":[12,213],"for":[13],"designs.":[15],"Among":[16],"them,":[17],"tools":[18,52,191],"like":[19,192],"Spiral,":[20],"HDL":[21],"Coder,":[22],"Optimus":[23],"and":[24,30,88,184,197,214],"MMAlpha":[25],"target":[26],"specific":[27],"application":[28],"domains":[29],"produce":[31],"highly":[32],"efficient":[33,154],"implementations":[34,156],"from":[35],"high-level":[36,164],"input":[37,84],"specifications":[38],"in":[39,86,98,161],"Domain":[41],"Specific":[42],"Language":[43],"(DSL).":[44],"But,":[45],"developing":[46],"similar":[47],"domain-specific":[48,73],"High-Level":[49],"Synthesis":[50],"(HLS)":[51],"need":[53],"enormous":[54],"effort,":[55],"which":[56],"might":[57],"offset":[58],"their":[59],"many":[60],"advantages.":[61],"In":[62],"this":[63],"paper,":[64],"we":[65,146],"propose":[66],"novel,":[68],"cost-effective":[69],"approach":[70,208],"develop":[72,77],"HLS":[74,79,149,182],"tools.":[75],"We":[76],"the":[78,120,125,135,143],"tool":[80,221],"by":[81],"embedding":[82],"its":[83],"DSL":[85],"Scala":[87],"using":[89],"Lightweight":[90],"Modular":[91],"Staging":[92],"(LMS),":[93],"compiler":[95],"framework":[96],"written":[97],"Scala,":[99],"perform":[101],"optimizations":[102,115],"different":[104,181],"levels.":[106],"For":[107],"example,":[108,170],"optimize":[110],"computation":[111],"on":[112],"matrices,":[113],"some":[114],"are":[116,131],"more":[117],"effective":[118],"when":[119],"program":[121],"is":[122,176],"represented":[123],"matrices":[128],"while":[129],"others":[130],"better":[132],"applied":[133],"individual":[138],"matrix":[139,158],"elements.":[140],"To":[141],"illustrate":[142],"proposed":[144],"approach,":[145],"create":[147],"an":[148,199],"flow":[150,188],"automatically":[152],"generate":[153],"expressions":[159],"described":[160],"our":[162,187,207],"own":[163],"specification":[165],"language.":[166],"Although":[167],"simple":[169],"it":[171,175],"shows":[172],"how":[173],"easy":[174],"reuse":[178],"modules":[179],"across":[180],"flows":[183],"integrate":[186],"with":[189,217],"existing":[190],"LegUp,":[193],"C-to-RTL":[195],"compiler,":[196],"FloPoCo,":[198],"arithmetic":[200],"core":[201],"generator.":[202],"The":[203],"results":[204],"reveal":[205],"that":[206],"can":[209],"simultaneously":[210],"achieve":[211],"quality":[216],"very":[219],"reasonable":[220],"development":[222],"effort.":[223]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}