{"id":"https://openalex.org/W2095258817","doi":"https://doi.org/10.1109/fpt.2013.6718327","title":"COFFE: Fully-automated transistor sizing for FPGAs","display_name":"COFFE: Fully-automated transistor sizing for FPGAs","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2095258817","doi":"https://doi.org/10.1109/fpt.2013.6718327","mag":"2095258817"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2013.6718327","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2013.6718327","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074708905","display_name":"Charles Chiasson","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Charles Chiasson","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","Dept. of Electr. & Comput. Eng., Univ. of Toronto, Toronto, ON, Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Toronto, Toronto, ON, Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030184404","display_name":"Vaughn Betz","orcid":"https://orcid.org/0000-0003-0528-6493"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Vaughn Betz","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","Dept. of Electr. & Comput. Eng., Univ. of Toronto, Toronto, ON, Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Toronto, Toronto, ON, Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":5.2809,"has_fulltext":false,"cited_by_count":92,"citation_normalized_percentile":{"value":0.9595859,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"34","last_page":"41"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6562986373901367},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6475381255149841},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5710294842720032},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5144815444946289},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4904427230358124},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.489376962184906},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42322102189064026},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3200390338897705},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2917966842651367},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20681816339492798},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12944495677947998}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6562986373901367},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6475381255149841},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5710294842720032},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5144815444946289},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4904427230358124},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.489376962184906},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42322102189064026},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3200390338897705},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2917966842651367},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20681816339492798},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12944495677947998},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpt.2013.6718327","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2013.6718327","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.641.6219","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.641.6219","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.utoronto.ca/~vaughn/papers/fpt2013_coffe.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1569550779","https://openalex.org/W1984588379","https://openalex.org/W2007109372","https://openalex.org/W2030765577","https://openalex.org/W2038318386","https://openalex.org/W2072249022","https://openalex.org/W2074599790","https://openalex.org/W2092693137","https://openalex.org/W2096908507","https://openalex.org/W2116094656","https://openalex.org/W2120428171","https://openalex.org/W2123307386","https://openalex.org/W2132850565","https://openalex.org/W2135250302","https://openalex.org/W2138840350","https://openalex.org/W2141907973","https://openalex.org/W2149661268","https://openalex.org/W2154270708","https://openalex.org/W2154363431","https://openalex.org/W2171825402","https://openalex.org/W4241858902","https://openalex.org/W6634336121","https://openalex.org/W6681143310"],"related_works":["https://openalex.org/W2995926156","https://openalex.org/W3146360095","https://openalex.org/W71953811","https://openalex.org/W2538691665","https://openalex.org/W2145701142","https://openalex.org/W3145722221","https://openalex.org/W2020254467","https://openalex.org/W1986643545","https://openalex.org/W2088630761","https://openalex.org/W2133138773"],"abstract_inverted_index":{"In":[0,124],"this":[1],"paper,":[2],"we":[3],"present":[4],"COFFE":[5,133],"(Circuit":[6],"Optimization":[7],"For":[8],"FPGA":[9,42,67,162,179,196],"Exploration),":[10],"a":[11,103,109,181],"new":[12,161,203],"fully-automated":[13],"transistor":[14,68,84,104,146,163,173],"sizing":[15,69,85,164,174],"tool":[16,165],"for":[17,48,74,145,176],"FPGAs.":[18],"Automated":[19],"transistor-level":[20,76],"CAD":[21],"tools":[22,70],"are":[23,151],"an":[24,177,201],"important":[25,202],"part":[26],"of":[27,40,111,188],"the":[28,207],"architecture":[29,197],"exploration":[30],"flow":[31],"because":[32],"they":[33],"provide":[34],"accurate":[35,128],"area":[36,129],"and":[37,59,130,147,157],"delay":[38,131],"estimates":[39],"low-level":[41],"circuitry,":[43],"which":[44,150],"must":[45],"be":[46],"obtained":[47],"each":[49],"architecture.":[50],"We":[51,191],"show":[52],"that":[53,107,183],"modeling":[54],"transistors":[55],"as":[56,61],"linear":[57],"resistances":[58],"capacitances":[60],"has":[62],"been":[63],"done":[64],"in":[65,78,117,195],"previous":[66],"is":[71,100],"highly":[72],"inaccurate":[73],"fine-grained":[75],"design":[77],"advanced":[79,118],"process":[80,119],"nodes.":[81],"Therefore,":[82],"COFFE's":[83,193],"algorithm":[86],"maintains":[87],"circuit":[88],"non-linearities":[89],"by":[90,142,199],"relying":[91],"exclusively":[92],"on":[93,154],"HSPICE":[94],"simulations":[95],"to":[96,113,126,170],"measure":[97],"delay.":[98],"Area":[99],"estimated":[101],"with":[102],"size-based":[105],"model":[106],"incorporates":[108],"number":[110],"improvements":[112],"enhance":[114],"its":[115],"accuracy":[116],"technologies":[120],"versus":[121],"prior":[122,139],"methods.":[123],"addition":[125],"more":[127,135],"estimation,":[132],"considers":[134],"layout":[136,158],"effects":[137],"than":[138],"published":[140],"work":[141],"automatically":[143],"accounting":[144],"wire":[148],"loads,":[149],"computed":[152],"based":[153],"architectural":[155,204],"parameters":[156],"area.":[159],"This":[160],"requires":[166],"only":[167],"several":[168],"hours":[169],"produce":[171],"high-quality":[172],"results":[175],"entire":[178],"tile;":[180],"task":[182],"would":[184],"normally":[185],"take":[186],"months":[187],"manual":[189],"effort.":[190],"demonstrate":[192],"utility":[194],"studies":[198],"investigating":[200],"question":[205],"at":[206],"logic-to-routing":[208],"interface.":[209]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":13},{"year":2020,"cited_by_count":10},{"year":2019,"cited_by_count":12},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":8},{"year":2016,"cited_by_count":12},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":4}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}