{"id":"https://openalex.org/W2083645323","doi":"https://doi.org/10.1109/fpt.2013.6718325","title":"The architecture and placement algorithm for a uni-directional routing based 3D FPGA","display_name":"The architecture and placement algorithm for a uni-directional routing based 3D FPGA","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2083645323","doi":"https://doi.org/10.1109/fpt.2013.6718325","mag":"2083645323"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2013.6718325","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2013.6718325","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031988596","display_name":"Junsong Hou","orcid":null},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Junsong Hou","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore","[Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore, Singapore, Singapore]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore, Singapore, Singapore]","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009559278","display_name":"Heng Yu","orcid":"https://orcid.org/0000-0002-0305-2135"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Heng Yu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore","[Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore, Singapore, Singapore]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore, Singapore, Singapore]","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084305618","display_name":"Yajun Ha","orcid":"https://orcid.org/0000-0003-4244-5916"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yajun Ha","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National University of Singapore","[Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore, Singapore, Singapore]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National University of Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Nat. Univ. of Singapore, Singapore, Singapore]","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100352249","display_name":"Xin Liu","orcid":"https://orcid.org/0000-0002-6035-6055"},"institutions":[{"id":"https://openalex.org/I115228651","display_name":"Agency for Science, Technology and Research","ror":"https://ror.org/036wvzt09","country_code":"SG","type":"government","lineage":["https://openalex.org/I115228651"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Xin Liu","raw_affiliation_strings":["Institute of Microelectronics, A*STAR(Agency for Science Technology and Research)","Inst. of Microelectron., A*STAR (Agency for Sci. Technol. & Res.), Singapore, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, A*STAR(Agency for Science Technology and Research)","institution_ids":["https://openalex.org/I115228651"]},{"raw_affiliation_string":"Inst. of Microelectron., A*STAR (Agency for Sci. Technol. & Res.), Singapore, Singapore","institution_ids":["https://openalex.org/I115228651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13840976,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1999","issue":null,"first_page":"28","last_page":"33"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7757694721221924},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7009195685386658},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6828127503395081},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.623288631439209},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.5546073317527771},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.54664146900177},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33513832092285156},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32381513714790344},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.29618924856185913},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.13438680768013},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.11843007802963257}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7757694721221924},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7009195685386658},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6828127503395081},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.623288631439209},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.5546073317527771},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.54664146900177},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33513832092285156},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32381513714790344},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29618924856185913},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.13438680768013},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.11843007802963257},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpt.2013.6718325","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2013.6718325","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},{"id":"pmh:oai:scholarbank.nus.edu.sg:10635/84279","is_oa":false,"landing_page_url":"http://scholarbank.nus.edu.sg/handle/10635/84279","pdf_url":null,"source":{"id":"https://openalex.org/S7407052290","display_name":"National University of Singapore","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Scopus","raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334971","display_name":"Science and Engineering Research Council","ror":"https://ror.org/00zgdb249"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W2013409221","https://openalex.org/W2014316444","https://openalex.org/W2016748970","https://openalex.org/W2035847677","https://openalex.org/W2057027737","https://openalex.org/W2095841863","https://openalex.org/W2103755335","https://openalex.org/W2122065282","https://openalex.org/W2138840350","https://openalex.org/W2141473386","https://openalex.org/W2157890680","https://openalex.org/W2170034300","https://openalex.org/W2171877417","https://openalex.org/W2173847982"],"related_works":["https://openalex.org/W2138311189","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W1571681534","https://openalex.org/W2184011203","https://openalex.org/W1967938402","https://openalex.org/W2042759115","https://openalex.org/W2811324085","https://openalex.org/W2386041993","https://openalex.org/W113636695"],"abstract_inverted_index":{"Three-Dimensional":[0],"(3D)":[1],"FPGA":[2],"as":[3,41],"a":[4,73],"promising":[5],"design":[6],"trend,":[7],"achieves":[8,25],"significant":[9],"performance":[10],"improvement":[11],"over":[12,32],"conventional":[13,113],"2D-based":[14,52],"FPGA.":[15],"The":[16],"maturity":[17],"of":[18,133],"the":[19,83,98,107,144,150,153,161],"uni-directional":[20,62,75,147],"routing":[21,34,64,77],"architecture":[22,49,78,125],"design,":[23],"which":[24],"25%":[26],"area":[27],"saving":[28],"in":[29,50,82,106],"area-delay-product":[30],"(ADP)":[31],"bi-directional":[33,114],"architectures,":[35],"has":[36],"driven":[37],"major":[38],"vendors":[39],"such":[40,48],"Xilinx":[42],"and":[43,71,136],"Altera":[44],"to":[45,47,59,101,128,131,159,167,170],"switch":[46],"their":[51],"products.":[53],"However,":[54],"few":[55],"studies":[56],"were":[57],"contributed":[58],"exploring":[60],"performance-optimal":[61],"3D":[63,76],"architectures.":[65],"In":[66],"this":[67],"paper,":[68],"we":[69,86],"propose":[70,88],"evaluate":[72],"novel":[74],"named":[79],"UNI-3D.":[80],"Additionally,":[81],"EDA":[84],"counterpart,":[85],"also":[87],"an":[89],"improved":[90],"simulated":[91],"annealing":[92],"(SA)-based":[93],"placement":[94],"algorithm":[95,156],"that":[96,122],"caters":[97],"unidirectional":[99],"architecture,":[100],"alleviate":[102],"signal":[103],"propagation":[104],"imbalance":[105],"vertical":[108,163],"channels":[109],"resulted":[110],"from":[111],"using":[112],"based":[115],"SA":[116,155],"approach.":[117],"Our":[118],"simulation":[119],"results":[120],"show":[121],"our":[123],"proposed":[124,154],"is":[126,157],"able":[127,158],"achieve":[129],"up":[130,166],"28.44%":[132],"delay":[134],"reduction":[135,141],"26.21%":[137],"planar":[138],"channel":[139,164],"width":[140,165],"compared":[142,169],"with":[143],"baseline":[145],"2D":[146],"architecture.":[148],"At":[149],"same":[151],"time,":[152],"improve":[160],"average":[162],"16%":[168],"state-of-the-art":[171],"works.":[172]},"counts_by_year":[],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}