{"id":"https://openalex.org/W1990780443","doi":"https://doi.org/10.1109/fpt.2013.6718324","title":"Maximum flow algorithms for maximum observability during FPGA debug","display_name":"Maximum flow algorithms for maximum observability during FPGA debug","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W1990780443","doi":"https://doi.org/10.1109/fpt.2013.6718324","mag":"1990780443"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2013.6718324","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2013.6718324","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025451600","display_name":"Eddie Hung","orcid":"https://orcid.org/0000-0001-7670-116X"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Eddie Hung","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Dept. of Electr. & Comput. Eng., Univ. of British Columbia., Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of British Columbia., Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056240090","display_name":"Al-Shahna Jamal","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Al-Shahna Jamal","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Dept. of Electr. & Comput. Eng., Univ. of British Columbia., Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of British Columbia., Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J. E. Wilton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Dept. of Electr. & Comput. Eng., Univ. of British Columbia., Vancouver, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of British Columbia., Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":1.4402,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.83292977,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"2000","issue":null,"first_page":"20","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.8610615134239197},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7405076622962952},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7074853777885437},{"id":"https://openalex.org/keywords/tracing","display_name":"Tracing","score":0.6204915642738342},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.5794682502746582},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5384639501571655},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5342696309089661},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.516816258430481},{"id":"https://openalex.org/keywords/maximum-flow-problem","display_name":"Maximum flow problem","score":0.47886916995048523},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4297313094139099},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3291884660720825},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13182997703552246},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.08711346983909607}],"concepts":[{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.8610615134239197},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7405076622962952},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7074853777885437},{"id":"https://openalex.org/C138673069","wikidata":"https://www.wikidata.org/wiki/Q322229","display_name":"Tracing","level":2,"score":0.6204915642738342},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.5794682502746582},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5384639501571655},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5342696309089661},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.516816258430481},{"id":"https://openalex.org/C157469704","wikidata":"https://www.wikidata.org/wiki/Q2585642","display_name":"Maximum flow problem","level":2,"score":0.47886916995048523},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4297313094139099},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3291884660720825},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13182997703552246},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.08711346983909607},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2013.6718324","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2013.6718324","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1572663059","https://openalex.org/W1976150142","https://openalex.org/W2002792327","https://openalex.org/W2008292658","https://openalex.org/W2032699516","https://openalex.org/W2067272463","https://openalex.org/W2100382302","https://openalex.org/W2104812993","https://openalex.org/W2105715355","https://openalex.org/W2106515083","https://openalex.org/W2124402195","https://openalex.org/W2138383740","https://openalex.org/W2145897936","https://openalex.org/W4253107786","https://openalex.org/W6676151202"],"related_works":["https://openalex.org/W2072073269","https://openalex.org/W2031129057","https://openalex.org/W2461574610","https://openalex.org/W2117556230","https://openalex.org/W2135042086","https://openalex.org/W2472445012","https://openalex.org/W4251019760","https://openalex.org/W2784194053","https://openalex.org/W761742754","https://openalex.org/W2073321629"],"abstract_inverted_index":{"Due":[0],"to":[1,31,47,66,83,90,104],"the":[2,18,35,58,84,133],"ever-increasing":[3],"density":[4],"and":[5,33,124],"complexity":[6],"of":[7,17,41,60,86,137],"integrated":[8],"circuits,":[9],"FPGA":[10,120],"prototyping":[11],"has":[12],"become":[13],"a":[14,38,79,98,126],"necessary":[15],"part":[16],"design":[19],"process.":[20],"To":[21],"enhance":[22],"observability":[23,108],"into":[24],"these":[25,67],"devices,":[26],"designers":[27],"commonly":[28],"insert":[29],"trace-buffers":[30,92],"record":[32],"expose":[34],"values":[36],"on":[37,117],"small":[39],"subset":[40],"internal":[42],"signals":[43,61,89],"during":[44],"live":[45],"operation":[46],"help":[48],"root-cause":[49],"errors.":[50],"For":[51],"dense":[52],"designs,":[53],"routing":[54],"congestion":[55],"will":[56],"restrict":[57],"number":[59],"that":[62,131],"can":[63,142],"be":[64,143],"connected":[65],"trace-buffers.":[68],"In":[69],"this":[70],"work,":[71],"we":[72,96],"apply":[73,97],"optimal":[74],"network":[75],"flow":[76,102],"graph":[77],"algorithms,":[78],"well":[80],"studied":[81],"technique,":[82],"problem":[85],"transporting":[87],"circuit":[88],"embedded":[91],"for":[93,132,145],"observation.":[94],"Specifically,":[95],"minimum":[99,110],"cost":[100],"maximum":[101,106],"algorithm":[103],"gain":[105],"signal":[107],"with":[109,125],"total":[111],"wirelength.":[112],"We":[113],"showcase":[114],"our":[115],"techniques":[116],"both":[118],"theoretical":[119],"architectures":[121],"using":[122],"VPR,":[123],"Xilinx":[127],"Virtex6":[128],"device,":[129],"finding":[130],"latter,":[134],"over":[135],"99.6%":[136],"all":[138],"spare":[139],"RAM":[140],"inputs":[141],"reclaimed":[144],"tracing":[146],"across":[147],"four":[148],"large":[149],"benchmarks.":[150]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}