{"id":"https://openalex.org/W2033193908","doi":"https://doi.org/10.1109/fpt.2013.6718320","title":"Why Put FPGAs in your CPU socket?","display_name":"Why Put FPGAs in your CPU socket?","publication_year":2013,"publication_date":"2013-12-01","ids":{"openalex":"https://openalex.org/W2033193908","doi":"https://doi.org/10.1109/fpt.2013.6718320","mag":"2033193908"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2013.6718320","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2013.6718320","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035437657","display_name":"Paul Chow","orcid":"https://orcid.org/0000-0002-0523-7117"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Paul Chow","raw_affiliation_strings":["University of Toronto, Canada","University of Toronto, Toronto, On, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto, Toronto, On, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5035437657"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.3152,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.59825016,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9829000234603882,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9829000234603882,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.946399986743927,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6872281432151794},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6757491230964661},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4934348165988922},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4246799349784851},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3733797073364258}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6872281432151794},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6757491230964661},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4934348165988922},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4246799349784851},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3733797073364258}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2013.6718320","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2013.6718320","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Field-Programmable Technology (FPT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2365743651","https://openalex.org/W2037481744","https://openalex.org/W1604898313","https://openalex.org/W2117014006","https://openalex.org/W2363391165","https://openalex.org/W4233815414","https://openalex.org/W2372170743","https://openalex.org/W2002703587","https://openalex.org/W2810646769","https://openalex.org/W2761010195"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"Ever":[4],"since":[5],"FPGAs":[6,88],"were":[7],"invented,":[8],"there":[9],"has":[10],"been":[11,32],"great":[12],"interest":[13],"in":[14,43],"using":[15],"them":[16],"as":[17],"computing":[18],"devices,":[19,27],"and":[20,38,56,71,80,83,108,115],"with":[21],"the":[22,50,60,63,69,74,76,81,90,104,106,110],"logic":[23],"densities":[24],"of":[25,52,62,117],"today's":[26],"many":[28],"interesting":[29],"functions":[30],"have":[31,35],"shown":[33],"to":[34,96],"significant":[36],"performance":[37],"energy":[39],"benefits":[40],"when":[41,46],"implemented":[42],"FPGAs.":[44],"However,":[45],"an":[47,57],"application":[48],"requires":[49],"combination":[51],"a":[53],"high-performance":[54],"CPU":[55,77,91],"FPGA":[58,64,82],"accelerator,":[59],"effectiveness":[61],"is":[65,93],"highly":[66],"determined":[67],"by":[68],"latency":[70],"bandwidth":[72],"between":[73],"CPU,":[75],"memory":[78,85],"system":[79],"its":[84],"system.":[86],"Putting":[87],"into":[89],"socket":[92],"one":[94],"way":[95],"address":[97],"this":[98],"issue.":[99],"This":[100],"talk":[101],"will":[102],"present":[103],"history,":[105],"advantages":[107],"disadvantages,":[109],"challenges,":[111],"architectures,":[112],"programming":[113],"models":[114],"applications":[116],"\"insocket\"":[118],"accelerator":[119],"systems.":[120]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}