{"id":"https://openalex.org/W1967128905","doi":"https://doi.org/10.1109/fpt.2012.6412139","title":"VersaPower: Power estimation for diverse FPGA architectures","display_name":"VersaPower: Power estimation for diverse FPGA architectures","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W1967128905","doi":"https://doi.org/10.1109/fpt.2012.6412139","mag":"1967128905"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2012.6412139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2012.6412139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006132600","display_name":"Jeffrey Goeders","orcid":"https://orcid.org/0000-0002-9822-6926"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jeffrey B. Goeders","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of British Columbia","[Department of Electrical and Computer Engineering, The University of British Columbia, Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of British Columbia","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, The University of British Columbia, Canada]","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J. E. Wilton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of British Columbia","[Department of Electrical and Computer Engineering, The University of British Columbia, Canada]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of British Columbia","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, The University of British Columbia, Canada]","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":7.4216,"has_fulltext":false,"cited_by_count":48,"citation_normalized_percentile":{"value":0.98126755,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"229","last_page":"234"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8894936442375183},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6839808225631714},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6198551654815674},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5619494915008545},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5616706013679504},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.5489278435707092},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.518349289894104},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5129908919334412},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5114432573318481},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46758413314819336},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.43620288372039795},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42734771966934204},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.42221611738204956},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3174142837524414},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1825561225414276},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10665267705917358}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8894936442375183},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6839808225631714},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6198551654815674},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5619494915008545},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5616706013679504},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.5489278435707092},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.518349289894104},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5129908919334412},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5114432573318481},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46758413314819336},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.43620288372039795},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42734771966934204},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.42221611738204956},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3174142837524414},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1825561225414276},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10665267705917358},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2012.6412139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2012.6412139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7900000214576721,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W1970278706","https://openalex.org/W2041557219","https://openalex.org/W2077892593","https://openalex.org/W2095558812","https://openalex.org/W2123894180","https://openalex.org/W2124021899","https://openalex.org/W2128473621","https://openalex.org/W2138383740","https://openalex.org/W2138840350","https://openalex.org/W2141248063","https://openalex.org/W2149513075","https://openalex.org/W2151567632","https://openalex.org/W2151731855","https://openalex.org/W2168493238","https://openalex.org/W2172234488","https://openalex.org/W4246961877","https://openalex.org/W4247401511","https://openalex.org/W6680882822"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871","https://openalex.org/W2766377030","https://openalex.org/W2041787842","https://openalex.org/W2170504327"],"abstract_inverted_index":{"This":[0,79],"paper":[1],"presents":[2],"VersaPower,":[3],"a":[4],"tool":[5],"capable":[6],"of":[7,12,23,89,132,170],"modelling":[8],"the":[9,24,84,138,148,168],"power":[10,50,68,87,133],"usage":[11,88],"many":[13],"different":[14],"field":[15],"programmable":[16],"gate":[17],"array":[18],"(FPGA)":[19],"architectures.The":[20],"latest":[21],"release":[22],"academic":[25],"FPGA":[26,49,92],"CAD":[27,77,98],"tool,":[28],"Versatile":[29],"Place":[30],"and":[31,44,109,119,145,174],"Route":[32],"6.0":[33],"(VPR),":[34],"supports":[35],"new":[36,56,76,91,97],"architecture":[37,72],"features":[38],"such":[39],"as":[40,94,96,160],"fracturable":[41,154],"look-up":[42],"tables":[43],"complex":[45],"logic":[46,143],"blocks.":[47],"Past":[48],"models":[51],"do":[52],"not":[53],"support":[54],"these":[55],"features.":[57],"VersaPower":[58,100],"is":[59,101,110,135],"designed":[60,102],"to":[61,66,82,103,137],"work":[62],"closely":[63],"with":[64,105],"VPR":[65],"provide":[67],"estimation":[69],"for":[70,126],"any":[71],"supported":[73],"by":[74],"this":[75],"flow.":[78],"allows":[80],"researchers":[81],"investigate":[83],"effects":[85],"on":[86],"both":[90],"architectures,":[93,128],"well":[95],"algorithms.":[99],"operate":[104],"modern":[106],"CMOS":[107],"technologies,":[108],"validated":[111],"against":[112],"SPICE":[113],"using":[114],"22":[115],"nm,":[116],"45":[117],"nm":[118,121],"130":[120],"technologies.":[122],"Results":[123],"show":[124],"that":[125],"common":[127],"roughly":[129],"60%":[130],"HDL":[131],"consumption":[134],"due":[136],"routing":[139],"fabric,":[140],"30%":[141],"from":[142,147],"blocks":[144],"10%":[146],"clock":[149],"network.":[150],"Architectures":[151],"ODN":[152],"supporting":[153],"LUTs":[155],"require":[156],"5-10%":[157],"more":[158],"power,":[159],"each":[161],"CLB":[162],"has":[163],"additional":[164],"I/O":[165],"pins,":[166],"increasing":[167],"sizes":[169],"local":[171],"interconnect":[172],"crossbars":[173],"connection":[175],"boxes.":[176]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}