{"id":"https://openalex.org/W1984981318","doi":"https://doi.org/10.1109/fpt.2012.6412117","title":"An FPGA with power-gated switch blocks","display_name":"An FPGA with power-gated switch blocks","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W1984981318","doi":"https://doi.org/10.1109/fpt.2012.6412117","mag":"1984981318"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2012.6412117","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2012.6412117","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016242113","display_name":"Assem A. M. Bsoul","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Assem A. M. Bsoul","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British, Vancouver, BC, Canada","Department of Electrical and Computer Engineering, University of British Columbia, 2332 Main Mall, Vancouver, V6T 1Z4, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, 2332 Main Mall, Vancouver, V6T 1Z4, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J. E. Wilton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British, Vancouver, BC, Canada","Department of Electrical and Computer Engineering, University of British Columbia, 2332 Main Mall, Vancouver, V6T 1Z4, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, 2332 Main Mall, Vancouver, V6T 1Z4, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":0.8246,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.65400626,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"87","last_page":"94"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.8312212228775024},{"id":"https://openalex.org/keywords/idle","display_name":"Idle","score":0.6948323249816895},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6782593131065369},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6463404893875122},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5817976593971252},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5629783868789673},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5176518559455872},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46082058548927307},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45973244309425354},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44729429483413696},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.44380900263786316},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34786179661750793},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.3273507356643677},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2914460301399231},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2273368239402771},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.18476808071136475},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13677912950515747},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08970096707344055},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0775967538356781}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.8312212228775024},{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.6948323249816895},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6782593131065369},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6463404893875122},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5817976593971252},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5629783868789673},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5176518559455872},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46082058548927307},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45973244309425354},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44729429483413696},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.44380900263786316},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34786179661750793},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.3273507356643677},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2914460301399231},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2273368239402771},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.18476808071136475},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13677912950515747},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08970096707344055},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0775967538356781},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpt.2012.6412117","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2012.6412117","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.663.9566","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.663.9566","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.ubc.ca/%7Eabsoul/papers/bsoul12fpt.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W7923187","https://openalex.org/W152265269","https://openalex.org/W152792319","https://openalex.org/W653285986","https://openalex.org/W1582019256","https://openalex.org/W2001824086","https://openalex.org/W2023900486","https://openalex.org/W2041557219","https://openalex.org/W2123400059","https://openalex.org/W2127039903","https://openalex.org/W2137128428","https://openalex.org/W2137769675","https://openalex.org/W2137978438","https://openalex.org/W2138840350","https://openalex.org/W2139637699","https://openalex.org/W2141519923","https://openalex.org/W3139852744","https://openalex.org/W4249083156","https://openalex.org/W6680692090","https://openalex.org/W6681025219"],"related_works":["https://openalex.org/W3092821848","https://openalex.org/W3201504882","https://openalex.org/W2066397066","https://openalex.org/W2015140512","https://openalex.org/W4298296721","https://openalex.org/W1966798817","https://openalex.org/W1551499744","https://openalex.org/W3147712429","https://openalex.org/W3127845477","https://openalex.org/W2938543345"],"abstract_inverted_index":{"Static":[0],"power":[1,10,40,57,93,162,173,187],"consumption":[2,11],"is":[3],"an":[4,32,65,74,160,181],"important":[5],"component":[6],"of":[7,28,58,64,102,120,132,144,155,165,175],"the":[8,38,50,55,84,100,118,145],"total":[9],"in":[12,31,151],"FPGAs":[13],"built":[14],"using":[15,129],"90nm":[16],"and":[17,123,159],"smaller":[18],"technology":[19],"nodes.":[20],"A":[21],"previous":[22,43],"study":[23],"proposed":[24],"powering":[25,48,79],"down":[26,49,80,150],"regions":[27,164],"logic":[29,85],"blocks":[30,52,86],"FPGA":[33],"when":[34],"idle":[35,89],"to":[36,112,116,142,170,177,180],"reduce":[37],"static":[39,56,67,172],"dissipation.":[41],"This":[42],"work":[44],"did":[45],"not":[46,185],"consider":[47],"switch":[51],"(SBs).":[53],"However,":[54],"SBs":[59,81,103,146],"constitute":[60],"more":[61],"than":[62],"50%":[63],"FPGA's":[66],"power.":[68],"In":[69],"this":[70,96],"paper,":[71],"we":[72,124],"present":[73,110],"architecture":[75,97,161,182],"that":[76,104,140,183],"enables":[77],"selectively":[78],"along":[82],"with":[83],"during":[87],"their":[88,127],"periods.":[90],"The":[91],"potential":[92],"savings":[94],"from":[95],"depends":[98],"on":[99],"proportion":[101,128],"can":[105,147],"be":[106,148],"powered":[107,149],"down.":[108],"We":[109],"modifications":[111],"our":[113],"CAD":[114],"flow":[115],"maximize":[117],"number":[119],"such":[121],"SBs,":[122],"experimentally":[125],"estimate":[126],"a":[130,152],"set":[131],"synthetic":[133],"benchmark":[134],"circuits.":[135],"Our":[136],"estimation":[137],"results":[138],"show":[139],"53%":[141],"83%":[143],"functional":[153],"module":[154],"size":[156,166],"24\u00d724":[157],"tiles":[158],"gating":[163],"4\u00d74":[167],"tiles,":[168],"leading":[169],"overall":[171],"reductions":[174],"70%":[176],"84%":[178],"compared":[179],"does":[184],"support":[186],"gating.":[188]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}