{"id":"https://openalex.org/W2049823658","doi":"https://doi.org/10.1109/fpt.2012.6412104","title":"Neural network based pre-placement wirelength estimation","display_name":"Neural network based pre-placement wirelength estimation","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W2049823658","doi":"https://doi.org/10.1109/fpt.2012.6412104","mag":"2049823658"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2012.6412104","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2012.6412104","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100409455","display_name":"Qiang Liu","orcid":"https://orcid.org/0000-0002-1269-7779"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Qiang Liu","raw_affiliation_strings":["School of Electronic Information Engineering, Tianjin University, Tianjin, China","School of Electronic Information Engineering, Tianjin University, 300072, China#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Electronic Information Engineering, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]},{"raw_affiliation_string":"School of Electronic Information Engineering, Tianjin University, 300072, China#TAB#","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100743738","display_name":"Jianguo Ma","orcid":"https://orcid.org/0000-0002-1984-2940"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianguo Ma","raw_affiliation_strings":["School of Electronic Information Engineering, Tianjin University, Tianjin, China","School of Electronic Information Engineering, Tianjin University, 300072, China#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Electronic Information Engineering, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]},{"raw_affiliation_string":"School of Electronic Information Engineering, Tianjin University, 300072, China#TAB#","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100726170","display_name":"Qi\u2010Jun Zhang","orcid":"https://orcid.org/0000-0001-7852-5331"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qijun Zhang","raw_affiliation_strings":["School of Electronic Information Engineering, Tianjin University, Tianjin, China","School of Electronic Information Engineering, Tianjin University, 300072, China#TAB#"],"affiliations":[{"raw_affiliation_string":"School of Electronic Information Engineering, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]},{"raw_affiliation_string":"School of Electronic Information Engineering, Tianjin University, 300072, China#TAB#","institution_ids":["https://openalex.org/I162868743"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100409455"],"corresponding_institution_ids":["https://openalex.org/I162868743"],"apc_list":null,"apc_paid":null,"fwci":0.7365,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.74266796,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"16","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.725770115852356},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.7238219976425171},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.6269388794898987},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5834006071090698},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5803325176239014},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5204222798347473},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4920760989189148},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.42547234892845154},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3399408459663391},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32060712575912476},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21965661644935608},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2098049819469452},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1977630853652954}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.725770115852356},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.7238219976425171},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6269388794898987},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5834006071090698},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5803325176239014},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5204222798347473},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4920760989189148},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42547234892845154},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3399408459663391},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32060712575912476},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21965661644935608},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2098049819469452},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1977630853652954},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2012.6412104","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2012.6412104","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1944814515","https://openalex.org/W1998292918","https://openalex.org/W2025476395","https://openalex.org/W2043809598","https://openalex.org/W2085374061","https://openalex.org/W2101427886","https://openalex.org/W2131696304","https://openalex.org/W2139637699","https://openalex.org/W2143067779","https://openalex.org/W2143352637","https://openalex.org/W4255554251","https://openalex.org/W6680692090"],"related_works":["https://openalex.org/W2180598069","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W1518650219","https://openalex.org/W1919516409","https://openalex.org/W4240503776","https://openalex.org/W2046102945","https://openalex.org/W2167693349","https://openalex.org/W1693171640","https://openalex.org/W2186482337"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,13,37,47,161],"neural":[3,28,125,141,154],"network":[4,29,155],"based":[5],"approach":[6,114],"for":[7,132,164],"estimating":[8],"the":[9,34,44,51,63,74,79,85,92,109,119,123,128,133,140,165,173],"total":[10],"wirelength":[11,45,64,110,120,166],"of":[12,36,46,65],"digital":[14],"circuit,":[15],"mapped":[16],"onto":[17],"an":[18,145],"FPGA,":[19],"before":[20],"circuit":[21,48,66,99,135],"placement":[22,38,129],"and":[23,40,90,101,127],"routing.":[24],"A":[25,59],"3-layer":[26],"MLP":[27],"is":[30,115,157],"trained":[31,124],"to":[32,54,71,151,160],"learn":[33],"behavior":[35],"tool":[39,130],"then":[41],"quickly":[42],"predicts":[43],"design":[49,75,81,88,93],"with":[50],"accuracy":[52],"similar":[53],"one":[55],"obtained":[56],"after":[57],"placement.":[58],"priori":[60],"knowledge":[61],"about":[62],"designs":[67],"can":[68],"be":[69],"used":[70],"effectively":[72],"guide":[73],"exploration":[76],"processes":[77],"at":[78],"early":[80],"stages.":[82],"This":[83],"breaks":[84],"repetitive":[86],"CAD":[87],"flow":[89],"reduces":[91],"cycle.":[94],"In":[95],"this":[96],"work,":[97],"five":[98],"parameters":[100,105],"two":[102],"FPGA":[103],"architecture":[104],"are":[106],"considered":[107],"in":[108,172],"estimation.":[111],"The":[112,153],"proposed":[113],"evaluated":[116],"by":[117,122],"comparing":[118],"given":[121],"networks":[126],"VPR":[131],"IWLS2005":[134],"benchmark.":[136],"Results":[137],"show":[138],"that":[139],"network's":[142],"estimation":[143,174],"has":[144],"average":[146],"error":[147],"below":[148],"0.6%":[149],"compared":[150,159],"VPR.":[152],"model":[156,163],"also":[158],"linear":[162],"estimation,":[167],"showing":[168],"7.39":[169],"times":[170],"improvement":[171],"accuracy.":[175]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}