{"id":"https://openalex.org/W1988002507","doi":"https://doi.org/10.1109/fpt.2012.6412102","title":"Rapid RTL-based signal ranking for FPGA prototyping","display_name":"Rapid RTL-based signal ranking for FPGA prototyping","publication_year":2012,"publication_date":"2012-12-01","ids":{"openalex":"https://openalex.org/W1988002507","doi":"https://doi.org/10.1109/fpt.2012.6412102","mag":"1988002507"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2012.6412102","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2012.6412102","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I1282770075","display_name":"Tektronix (United States)","ror":"https://ror.org/04kw5s604","country_code":"US","type":"company","lineage":["https://openalex.org/I1282770075"]},{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Steven J.E Wilton","raw_affiliation_strings":["Department of Electrical, Computer Engineering University of British Columbia, Vancouver, Canada","Tektronix Embedded Instrumentation Group, 303-1212 West Broadway, Vancouver, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical, Computer Engineering University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Tektronix Embedded Instrumentation Group, 303-1212 West Broadway, Vancouver, Canada","institution_ids":["https://openalex.org/I1282770075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110246862","display_name":"B.R. Quinton","orcid":null},"institutions":[{"id":"https://openalex.org/I1282770075","display_name":"Tektronix (United States)","ror":"https://ror.org/04kw5s604","country_code":"US","type":"company","lineage":["https://openalex.org/I1282770075"]},{"id":"https://openalex.org/I4210122675","display_name":"Tektronix (Canada)","ror":"https://ror.org/023mbkk92","country_code":"CA","type":"company","lineage":["https://openalex.org/I1282770075","https://openalex.org/I4210122675"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Bradley R. Quinton","raw_affiliation_strings":["Tektronix Embedded Instrumentation Group, Vancouver, Canada","Tektronix Embedded Instrumentation Group, 303-1212 West Broadway, Vancouver, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tektronix Embedded Instrumentation Group, Vancouver, Canada","institution_ids":["https://openalex.org/I4210122675"]},{"raw_affiliation_string":"Tektronix Embedded Instrumentation Group, 303-1212 West Broadway, Vancouver, Canada","institution_ids":["https://openalex.org/I1282770075"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025451600","display_name":"Eddie Hung","orcid":"https://orcid.org/0000-0001-7670-116X"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Eddie Hung","raw_affiliation_strings":["Department of Electrical, Computer Engineering University of British Columbia, Vancouver, Canada","Dept of Electrical & Computer Engineering, University of British Columbia, Vancouver, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical, Computer Engineering University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept of Electrical & Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.05641911,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"28","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7477869987487793},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6724995374679565},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6395590901374817},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.595705509185791},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5643531084060669},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.564316987991333},{"id":"https://openalex.org/keywords/visibility","display_name":"Visibility","score":0.5278732180595398},{"id":"https://openalex.org/keywords/ranking","display_name":"Ranking (information retrieval)","score":0.5005738735198975},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.48877450823783875},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45721885561943054},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.4361254870891571},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.42059656977653503},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.4201306700706482},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41581201553344727},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3820975422859192},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3685770034790039},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14692720770835876},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14153730869293213},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08056363463401794}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7477869987487793},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6724995374679565},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6395590901374817},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.595705509185791},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5643531084060669},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.564316987991333},{"id":"https://openalex.org/C123403432","wikidata":"https://www.wikidata.org/wiki/Q654068","display_name":"Visibility","level":2,"score":0.5278732180595398},{"id":"https://openalex.org/C189430467","wikidata":"https://www.wikidata.org/wiki/Q7293293","display_name":"Ranking (information retrieval)","level":2,"score":0.5005738735198975},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.48877450823783875},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45721885561943054},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.4361254870891571},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.42059656977653503},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.4201306700706482},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41581201553344727},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3820975422859192},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3685770034790039},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14692720770835876},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14153730869293213},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08056363463401794},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2012.6412102","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2012.6412102","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W101494604","https://openalex.org/W1981523793","https://openalex.org/W2024436253","https://openalex.org/W2030959856","https://openalex.org/W2088256110","https://openalex.org/W2097306889","https://openalex.org/W2101700684","https://openalex.org/W2112423443","https://openalex.org/W2112615110","https://openalex.org/W2120263045","https://openalex.org/W2129745413","https://openalex.org/W2132894060","https://openalex.org/W2139572038","https://openalex.org/W2141261568","https://openalex.org/W2155316178","https://openalex.org/W2159004509","https://openalex.org/W2159381165","https://openalex.org/W2168040632","https://openalex.org/W6604115502"],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W2392812199","https://openalex.org/W2155788121","https://openalex.org/W4235469518","https://openalex.org/W4200176076","https://openalex.org/W4231704780","https://openalex.org/W2387706296"],"abstract_inverted_index":{"As":[0],"the":[1,99,131,134,142,146],"capacity":[2],"of":[3,19,47,61,82,91,101,145,152,168],"integrated":[4],"circuits":[5],"increases,":[6],"it":[7],"is":[8,17,38,45,150],"becoming":[9],"increasingly":[10,24],"difficult":[11],"to":[12,26,30,59,77,126],"ensure":[13],"that":[14,111],"a":[15,62,79,116,171],"chip":[16],"free":[18],"design":[20,73,117],"errors.":[21],"Designers":[22],"are":[23],"turning":[25],"FPGA":[27],"prototyping":[28],"platforms":[29],"validate":[31],"their":[32,72,120],"designs":[33],"much":[34],"more":[35],"extensively":[36],"than":[37,155],"possible":[39],"using":[40],"simulation.":[41],"A":[42],"key":[43],"challenge":[44],"one":[46],"visibility;":[48],"signals":[49,83,93,114],"can":[50,56],"only":[51],"be":[52,57,95],"observed":[53],"if":[54],"they":[55],"driven":[58],"pins":[60],"chip.":[63],"To":[64],"enhance":[65],"visibility":[66],"during":[67,123],"debug,":[68],"designers":[69],"regularly":[70],"instrument":[71],"with":[74],"on-chip":[75],"circuitry":[76],"record":[78],"small":[80],"subset":[81],"at-speed":[84],"for":[85],"later":[86],"off-chip":[87],"analysis.":[88],"The":[89],"selection":[90],"which":[92,129],"should":[94],"recorded":[96],"critically":[97],"affects":[98],"effectiveness":[100],"this":[102,105],"approach.":[103],"In":[104],"paper,":[106],"we":[107],"present":[108],"an":[109,165],"algorithm":[110,138,160],"ranks":[112],"all":[113],"in":[115],"based":[118],"on":[119,141],"predicted":[121],"importance":[122],"validation.":[124],"Compared":[125],"previous":[127,157],"techniques,":[128],"analyze":[130],"circuit":[132],"at":[133],"gate":[135],"level,":[136],"our":[137],"works":[139],"directly":[140],"parse-tree":[143],"representation":[144],"circuit,":[147],"and":[148],"hence":[149],"orders":[151],"magnitude":[153],"faster":[154],"these":[156],"techniques.":[158],"Our":[159],"has":[161],"been":[162],"implemented":[163],"as":[164],"integral":[166],"part":[167],"Tektronix":[169],"Certus,":[170],"commercial":[172],"validation":[173],"suite.":[174]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}