{"id":"https://openalex.org/W2083536322","doi":"https://doi.org/10.1109/fpt.2011.6132684","title":"Accelerated FPGA architecture design: Capabilities and limitations of analytical models","display_name":"Accelerated FPGA architecture design: Capabilities and limitations of analytical models","publication_year":2011,"publication_date":"2011-12-01","ids":{"openalex":"https://openalex.org/W2083536322","doi":"https://doi.org/10.1109/fpt.2011.6132684","mag":"2083536322"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2011.6132684","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2011.6132684","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022760732","display_name":"Joydip Das","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Joydip Das","raw_affiliation_strings":["Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Electrical and Computer Engineering, University of British Columbia, Vancouver, B.C., Canada V6T 1Z4"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Electrical and Computer Engineering, University of British Columbia, Vancouver, B.C., Canada V6T 1Z4","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J. E. Wilton","raw_affiliation_strings":["Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Electrical and Computer Engineering, University of British Columbia, Vancouver, B.C., Canada V6T 1Z4"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Electrical and Computer Engineering, University of British Columbia, Vancouver, B.C., Canada V6T 1Z4","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":1.3425,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.78466272,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"33","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.822607159614563},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.7767016887664795},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7731521129608154},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.6028538942337036},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5843110084533691},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.42173928022384644},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3601169288158417},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3352097272872925},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12215358018875122}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.822607159614563},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.7767016887664795},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7731521129608154},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.6028538942337036},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5843110084533691},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.42173928022384644},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3601169288158417},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3352097272872925},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12215358018875122},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2011.6132684","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2011.6132684","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","score":0.5799999833106995,"display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1549228047","https://openalex.org/W1989477191","https://openalex.org/W1993118850","https://openalex.org/W2006901874","https://openalex.org/W2040754313","https://openalex.org/W2081823394","https://openalex.org/W2089710952","https://openalex.org/W2098165574","https://openalex.org/W2102503881","https://openalex.org/W2108914609","https://openalex.org/W2111158608","https://openalex.org/W2111345110","https://openalex.org/W2118014020","https://openalex.org/W2120429086","https://openalex.org/W2123307386","https://openalex.org/W2131696304","https://openalex.org/W2144915188","https://openalex.org/W2151872233","https://openalex.org/W2162292936","https://openalex.org/W3122907336","https://openalex.org/W3149866969","https://openalex.org/W4241239131","https://openalex.org/W4252741098","https://openalex.org/W6632922266","https://openalex.org/W6674777629"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2355315220","https://openalex.org/W2210979487","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W3171454959","https://openalex.org/W1841334895","https://openalex.org/W4385080093"],"abstract_inverted_index":{"FPGA":[0,91,99,146],"architects":[1],"typically":[2],"use":[3,29,72,138],"experimental":[4,121],"techniques":[5,11],"to":[6,32,54,77,119,125,176],"design":[7,36,128],"new":[8,39],"architectures.":[9,147],"These":[10,81],"are":[12,117],"time":[13],"consuming,":[14],"thus":[15],"limiting":[16],"the":[17,20,35,45,48,51,59,62,65,86,94,110,114,120,137,140,152,158,173,179],"number":[18],"of":[19,37,47,58,64,88,96,139,160],"architectures":[21,186],"that":[22,109,151,163,178],"can":[23,155,182],"be":[24],"investigated.":[25],"Some":[26],"previous":[27],"works":[28],"analytical":[30,49,66,115,141,153,180],"models":[31,116,142,154,181],"significantly":[33],"accelerate":[34],"a":[38,89],"architecture.":[40,100],"To":[41],"properly":[42],"capitalize":[43],"on":[44],"benefits":[46],"models,":[50],"designers":[52],"need":[53],"have":[55],"an":[56,97,102],"understanding":[57],"capabilities":[60],"and":[61,93,132,172],"limitations":[63],"models.":[67],"In":[68],"this":[69,169],"paper,":[70],"we":[71,107],"two":[73,82],"representative":[74],"architecture":[75,92],"questions":[76,83],"provide":[78],"such":[79],"understanding.":[80],"respectively":[84],"investigate":[85],"optimization":[87,95],"general-purpose":[90,145],"application-specific":[98,185],"For":[101],"optimized":[103],"general":[104],"purpose":[105],"architecture,":[106],"show":[108,177],"conclusions":[111],"made":[112],"by":[113],"similar":[118],"techniques,":[122],"with":[123],"respect":[124],"three":[126],"different":[127],"goals:":[129],"area,":[130],"delay":[131],"area-delay":[133],"trade-off.":[134],"This":[135],"justifies":[136],"in":[143,187],"optimizing":[144],"We":[148,167],"also":[149],"find":[150],"not":[156,183],"capture":[157],"behavior":[159],"`some'":[161],"applications":[162],"contain":[164],"`discrete":[165],"effects'.":[166],"present":[168],"later":[170],"finding":[171],"related":[174],"explanations":[175],"optimize":[184],"some":[188],"cases.":[189]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}