{"id":"https://openalex.org/W2076323772","doi":"https://doi.org/10.1109/fpt.2011.6132678","title":"VLIW-SCORE: Beyond C for sequential control of SPICE FPGA acceleration","display_name":"VLIW-SCORE: Beyond C for sequential control of SPICE FPGA acceleration","publication_year":2011,"publication_date":"2011-12-01","ids":{"openalex":"https://openalex.org/W2076323772","doi":"https://doi.org/10.1109/fpt.2011.6132678","mag":"2076323772"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2011.6132678","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2011.6132678","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://dr.ntu.edu.sg/bitstream/10356/81249/1/VLIW-SCORE_Beyond%20C%20for%20sequential%20control%20of%20SPICE%20FPGA%20acceleration.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015534628","display_name":"Nachiket Kapre","orcid":"https://orcid.org/0000-0002-2187-0406"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Nachiket Kapre","raw_affiliation_strings":["Imperial College London, London, UK","Imperial College London, London, SW7 2AZ"],"affiliations":[{"raw_affiliation_string":"Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College London, London, SW7 2AZ","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087585086","display_name":"Andr\u00e9 DeHon","orcid":"https://orcid.org/0000-0001-9177-7699"},"institutions":[{"id":"https://openalex.org/I79576946","display_name":"University of Pennsylvania","ror":"https://ror.org/00b30xv10","country_code":"US","type":"education","lineage":["https://openalex.org/I79576946"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andre DeHon","raw_affiliation_strings":["University of Pennsylvania, Philadelphia, PA, USA","University of Pennsylvania,Philadelphia,PA,19104"],"affiliations":[{"raw_affiliation_string":"University of Pennsylvania, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I79576946"]},{"raw_affiliation_string":"University of Pennsylvania,Philadelphia,PA,19104","institution_ids":["https://openalex.org/I79576946"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5015534628"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":1.8038,"has_fulltext":true,"cited_by_count":29,"citation_normalized_percentile":{"value":0.85839241,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microblaze","display_name":"MicroBlaze","score":0.9232631921768188},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.805011510848999},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7406721711158752},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.7105629444122314},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.533863365650177},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5106084942817688},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4892711341381073},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.47209280729293823},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4389197826385498},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4248404800891876},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.42434629797935486},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4084048867225647},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09931102395057678}],"concepts":[{"id":"https://openalex.org/C2777575374","wikidata":"https://www.wikidata.org/wiki/Q1644704","display_name":"MicroBlaze","level":3,"score":0.9232631921768188},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.805011510848999},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7406721711158752},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.7105629444122314},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.533863365650177},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5106084942817688},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4892711341381073},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.47209280729293823},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4389197826385498},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4248404800891876},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.42434629797935486},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4084048867225647},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09931102395057678},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/fpt.2011.6132678","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2011.6132678","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},{"id":"pmh:oai:dr.ntu.edu.sg:10356/81249","is_oa":true,"landing_page_url":"http://hdl.handle.net/10220/39204","pdf_url":"https://dr.ntu.edu.sg/bitstream/10356/81249/1/VLIW-SCORE_Beyond%20C%20for%20sequential%20control%20of%20SPICE%20FPGA%20acceleration.pdf","source":{"id":"https://openalex.org/S4306402609","display_name":"DR-NTU (Nanyang Technological University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172675005","host_organization_name":"Nanyang Technological University","host_organization_lineage":["https://openalex.org/I172675005"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference Paper"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.366.2089","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.366.2089","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ic.ese.upenn.edu/pdf/vliw_score_fpt2011.pdf","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:dr.ntu.edu.sg:10356/81249","is_oa":true,"landing_page_url":"http://hdl.handle.net/10220/39204","pdf_url":"https://dr.ntu.edu.sg/bitstream/10356/81249/1/VLIW-SCORE_Beyond%20C%20for%20sequential%20control%20of%20SPICE%20FPGA%20acceleration.pdf","source":{"id":"https://openalex.org/S4306402609","display_name":"DR-NTU (Nanyang Technological University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172675005","host_organization_name":"Nanyang Technological University","host_organization_lineage":["https://openalex.org/I172675005"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference Paper"},"sustainable_development_goals":[{"score":0.4300000071525574,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2076323772.pdf","grobid_xml":"https://content.openalex.org/works/W2076323772.grobid-xml"},"referenced_works_count":24,"referenced_works":["https://openalex.org/W83535271","https://openalex.org/W238365506","https://openalex.org/W1555915743","https://openalex.org/W1597755753","https://openalex.org/W1972887087","https://openalex.org/W1974610062","https://openalex.org/W2024612992","https://openalex.org/W2040128025","https://openalex.org/W2040167141","https://openalex.org/W2097959379","https://openalex.org/W2098681688","https://openalex.org/W2110425399","https://openalex.org/W2136084694","https://openalex.org/W2139836711","https://openalex.org/W2152406824","https://openalex.org/W2153793450","https://openalex.org/W2155729354","https://openalex.org/W2155946985","https://openalex.org/W2160106215","https://openalex.org/W2788962374","https://openalex.org/W3003468330","https://openalex.org/W3144368627","https://openalex.org/W4211008702","https://openalex.org/W6635964534"],"related_works":["https://openalex.org/W2376312311","https://openalex.org/W2354823813","https://openalex.org/W2586397364","https://openalex.org/W2218038495","https://openalex.org/W2518118925","https://openalex.org/W2532502681","https://openalex.org/W2108269296","https://openalex.org/W3035662153","https://openalex.org/W3159273459","https://openalex.org/W2163252286"],"abstract_inverted_index":{"Many":[0],"stand-alone,":[1],"FPGA-based":[2],"accelerators":[3],"separate":[4],"the":[5,60,68,111,117,123,147,151,168,174],"implementation":[6,149,178],"of":[7,94,113],"a":[8,15,30,92,95,103,181],"computation":[9],"into":[10],"two":[11],"components":[12],"-":[13],"(1)":[14],"large":[16],"parallel":[17,97],"component":[18,35],"that":[19,36],"is":[20,37],"realized":[21,38],"as":[22,39],"hardware":[23,107],"on":[24,41],"spatial":[25,129],"FPGA":[26,185],"fabric":[27],"and":[28,33,77,102],"(2)":[29],"small":[31],"control":[32,125],"co-ordination":[34],"software":[40],"embedded":[42],"soft-core":[43],"processors":[44],"like":[45],"an":[46,162,188],"off-the-shelf":[47],"Xilinx":[48,152,182],"Microblaze":[49,148],"(or":[50],"host":[51],"offchip":[52],"CPU).":[53],"While":[54],"this":[55,81,114],"hardware-software":[56],"partitioning":[57],"methodology":[58,115],"allows":[59],"designer":[61],"to":[62,86,135,146,171],"lower":[63],"design":[64,170],"effort":[65],"when":[66,121,144,179],"composing":[67],"accelerator":[69],"system,":[70],"it":[71],"introduces":[72],"unnecessary":[73],"Amdahl's":[74],"Law":[75],"bottlenecks":[76],"limits":[78],"scalability.":[79],"In":[80],"paper,":[82],"we":[83,132,160],"show":[84],"how":[85],"avoid":[87],"these":[88],"limitations":[89],"with":[90,187],"VLIW-SCORE:":[91],"combination":[93],"high-level":[96],"programming":[98],"framework":[99],"called":[100],"SCORE":[101],"custom,":[104],"hybrid":[105],"VLIW":[106,177],"organization.":[108],"We":[109],"demonstrate":[110],"benefits":[112],"for":[116,150,167,173],"SPICE":[118],"circuit":[119,142],"simulator":[120],"implementing":[122],"simulation":[124],"algorithms.":[126],"With":[127],"our":[128],"mapping":[130],"flow":[131],"are":[133],"able":[134],"improve":[136],"performance":[137],"by":[138],"\u224830%":[139],"(mean":[140],"across":[141],"benchmarks)":[143],"compared":[145],"Virtex-6":[153,183],"LX760":[154,184],"FPGA.":[155],"For":[156],"complete":[157],"application":[158],"acceleration,":[159],"see":[161],"improved":[163],"speedup":[164],"from":[165],"1.9\u00d7":[166],"Microblaze-based":[169],"2.6\u00d7":[172],"hybrid,":[175],"custom":[176],"comparing":[180],"(40nm)":[186],"Intel":[189],"Core":[190],"i7":[191],"965":[192],"CPU":[193],"(45nm).":[194]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":4}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}