{"id":"https://openalex.org/W2037306258","doi":"https://doi.org/10.1109/fpt.2011.6132670","title":"FPGA implementation of reconfigurable ADPLL network for distributed clock generation","display_name":"FPGA implementation of reconfigurable ADPLL network for distributed clock generation","publication_year":2011,"publication_date":"2011-12-01","ids":{"openalex":"https://openalex.org/W2037306258","doi":"https://doi.org/10.1109/fpt.2011.6132670","mag":"2037306258"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2011.6132670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2011.6132670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hal.sorbonne-universite.fr/hal-01053755","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108422992","display_name":"C. Shan","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"C. Shan","raw_affiliation_strings":["LIP6-UPMC Sorbonne Universit\u00e9s, Paris, France","CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6-UPMC Sorbonne Universit\u00e9s, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000777718","display_name":"Eldar Zianbetov","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"E. Zianbetov","raw_affiliation_strings":["LIP6-UPMC Sorbonne Universit\u00e9s, Paris, France","CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6-UPMC Sorbonne Universit\u00e9s, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072777783","display_name":"Mohammad Mahdi Javidan","orcid":"https://orcid.org/0000-0002-1206-0575"},"institutions":[{"id":"https://openalex.org/I102475099","display_name":"Sup\u00e9lec","ror":"https://ror.org/00n7gwn90","country_code":"FR","type":"education","lineage":["https://openalex.org/I102475099"]},{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. Javidan","raw_affiliation_strings":["LIP6-UPMC Sorbonne Universit\u00e9s, Paris, France","CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","E3S - Sup\u00e9lec Sciences des Syst\u00e8mes (Plateau du Moulon - 3 rue Joliot-Curie  -  91192 GIF-SUR-YVETTE CEDEX - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6-UPMC Sorbonne Universit\u00e9s, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","institution_ids":[]},{"raw_affiliation_string":"E3S - Sup\u00e9lec Sciences des Syst\u00e8mes (Plateau du Moulon - 3 rue Joliot-Curie  -  91192 GIF-SUR-YVETTE CEDEX - France)","institution_ids":["https://openalex.org/I102475099"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112858873","display_name":"Fran\u00e7ois Anceau","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"F. Anceau","raw_affiliation_strings":["LIP6-UPMC Sorbonne Universit\u00e9s, Paris, France","CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6-UPMC Sorbonne Universit\u00e9s, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041657881","display_name":"Mehdi Terosiet","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210134800","display_name":"Institut d'\u00c9lectronique et des Syst\u00e8mes","ror":"https://ror.org/0431hh004","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I19894307","https://openalex.org/I4210095849","https://openalex.org/I4210134800"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. Terosiet","raw_affiliation_strings":["LIP6-UPMC Sorbonne Universit\u00e9s, Paris, France","SYEL - Syst\u00e8mes Electroniques (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6-UPMC Sorbonne Universit\u00e9s, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"SYEL - Syst\u00e8mes Electroniques (France)","institution_ids":["https://openalex.org/I4210134800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091841890","display_name":"Sylvain Feruglio","orcid":"https://orcid.org/0000-0002-6444-2671"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]},{"id":"https://openalex.org/I4210134800","display_name":"Institut d'\u00c9lectronique et des Syst\u00e8mes","ror":"https://ror.org/0431hh004","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I19894307","https://openalex.org/I4210095849","https://openalex.org/I4210134800"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"S. Feruglio","raw_affiliation_strings":["LIP6-UPMC Sorbonne Universit\u00e9s, Paris, France","SYEL - Syst\u00e8mes Electroniques (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6-UPMC Sorbonne Universit\u00e9s, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"SYEL - Syst\u00e8mes Electroniques (France)","institution_ids":["https://openalex.org/I4210134800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032777255","display_name":"Dimitri Galayko","orcid":"https://orcid.org/0000-0002-7056-7489"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"D. Galayko","raw_affiliation_strings":["LIP6-UPMC Sorbonne Universit\u00e9s, Paris, France","CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP6-UPMC Sorbonne Universit\u00e9s, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"CIAN - Circuits Int\u00e9gr\u00e9s Num\u00e9riques et Analogiques (France)","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010347556","display_name":"Olivier Romain","orcid":"https://orcid.org/0000-0002-2172-1865"},"institutions":[{"id":"https://openalex.org/I4210148552","display_name":"Equipes Traitement de l'Information et Syst\u00e8mes","ror":"https://ror.org/0592ata02","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210142324","https://openalex.org/I4210148552","https://openalex.org/I4210159245","https://openalex.org/I86175216"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"O. Romain","raw_affiliation_strings":["Laboratoire ETIS UMR8051, Universit\u00e8 de Cergy-Pontoise, France","ETIS - UMR 8051 - Equipes Traitement de l'Information et Syst\u00e8mes (6, avenue du Ponceau. F 95014 CERGY-PONTOISE CEDEX - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire ETIS UMR8051, Universit\u00e8 de Cergy-Pontoise, France","institution_ids":["https://openalex.org/I4210148552"]},{"raw_affiliation_string":"ETIS - UMR 8051 - Equipes Traitement de l'Information et Syst\u00e8mes (6, avenue du Ponceau. F 95014 CERGY-PONTOISE CEDEX - France)","institution_ids":["https://openalex.org/I4210148552"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108414853","display_name":"E. Colinet","orcid":null},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"E. Colinet","raw_affiliation_strings":["CEA-LETI, Grenoble, France","CEA-LETI - Commissariat \u00e0 l'\u00e9nergie atomique et aux \u00e9nergies alternatives - Laboratoire d'Electronique et de Technologie de l'Information (MINATEC 17, rue des Martyrs, 38054, Grenoble Cedex 9 - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CEA-LETI, Grenoble, France","institution_ids":["https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210150049"]},{"raw_affiliation_string":"CEA-LETI - Commissariat \u00e0 l'\u00e9nergie atomique et aux \u00e9nergies alternatives - Laboratoire d'Electronique et de Technologie de l'Information (MINATEC 17, rue des Martyrs, 38054, Grenoble Cedex 9 - France)","institution_ids":["https://openalex.org/I106785703","https://openalex.org/I2738703131","https://openalex.org/I3020098449","https://openalex.org/I4210150049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102945754","display_name":"J\u00e9r\u00f4me Juillard","orcid":"https://orcid.org/0000-0002-2055-3599"},"institutions":[{"id":"https://openalex.org/I102475099","display_name":"Sup\u00e9lec","ror":"https://ror.org/00n7gwn90","country_code":"FR","type":"education","lineage":["https://openalex.org/I102475099"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"J. Juillard","raw_affiliation_strings":["Sup\u00e9lec, Gif sur Yvette, France","E3S - Sup\u00e9lec Sciences des Syst\u00e8mes (Plateau du Moulon - 3 rue Joliot-Curie  -  91192 GIF-SUR-YVETTE CEDEX - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sup\u00e9lec, Gif sur Yvette, France","institution_ids":["https://openalex.org/I102475099"]},{"raw_affiliation_string":"E3S - Sup\u00e9lec Sciences des Syst\u00e8mes (Plateau du Moulon - 3 rue Joliot-Curie  -  91192 GIF-SUR-YVETTE CEDEX - France)","institution_ids":["https://openalex.org/I102475099"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.79,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.83151859,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8724808096885681},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7028428316116333},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6884768009185791},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5832603573799133},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5647591948509216},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5312687158584595},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.519984781742096},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.4413541555404663},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33981478214263916},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3370988965034485},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18984633684158325},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.12313815951347351},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07762861251831055},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.07701712846755981},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.07245498895645142}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8724808096885681},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7028428316116333},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6884768009185791},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5832603573799133},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5647591948509216},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5312687158584595},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.519984781742096},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4413541555404663},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33981478214263916},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3370988965034485},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18984633684158325},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.12313815951347351},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07762861251831055},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.07701712846755981},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.07245498895645142},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/fpt.2011.6132670","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2011.6132670","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.635.4954","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.635.4954","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://hal.upmc.fr/docs/01/05/37/55/PDF/FPT2011_FPGA_Implementation_of_Reconfigurable_ADPLL_Network_for_Distributed_Clock_Generation.pdf","raw_type":"text"},{"id":"pmh:oai:HAL:hal-01053755v1","is_oa":true,"landing_page_url":"https://hal.sorbonne-universite.fr/hal-01053755","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"FTP 2011 - International Conference on Field Programmable Technology, Dec 2011, New Delhi, India. pp.1-4, ⟨10.1109/FPT.2011.6132670⟩","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-01053755v1","is_oa":true,"landing_page_url":"https://hal.sorbonne-universite.fr/hal-01053755","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"FTP 2011 - International Conference on Field Programmable Technology, Dec 2011, New Delhi, India. pp.1-4, ⟨10.1109/FPT.2011.6132670⟩","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1858411388","https://openalex.org/W2108185796","https://openalex.org/W2118232269","https://openalex.org/W2129852059","https://openalex.org/W2135663303"],"related_works":["https://openalex.org/W1485756991","https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2082487009","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W2376218453","https://openalex.org/W2984236338"],"abstract_inverted_index":{"This":[0],"paper":[1,44],"presents":[2],"an":[3],"FPGA":[4,50],"platform":[5],"for":[6,21,94,116],"the":[7,46,49,95,99,106,114],"design":[8],"and":[9,36,51,65,80,84,111],"study":[10],"of":[11,13,33,54,61,109,113],"network":[12,40,70,110,115],"coupled":[14,77],"All-Digital":[15],"Phase":[16],"Locked":[17],"Loops":[18],"(ADPLLs),":[19],"destined":[20],"clock":[22],"generation":[23],"in":[24,58],"large":[25],"synchronous":[26],"System":[27],"on":[28],"Chip":[29],"(SoC).":[30],"An":[31],"implementation":[32,53,60],"a":[34,56],"programmable":[35],"reconfigurable":[37],"4\u00d74":[38],"ADPLL":[39,78],"is":[41],"described.":[42],"The":[43,68],"emphasizes":[45],"difference":[47],"between":[48],"ASIC-based":[52],"such":[55],"system,":[57],"particular,":[59],"digitally":[62],"controlled":[63],"oscillators":[64],"phase-frequency":[66],"detector.":[67],"FPGA-implemented":[69],"allows":[71],"studying":[72],"complex":[73],"phenomena":[74],"related":[75],"to":[76],"operation":[79],"exploiting":[81],"stability":[82],"issues":[83],"nonlinear":[85],"behavior.":[86],"A":[87],"dynamic":[88],"setup":[89],"mechanism":[90],"has":[91],"been":[92],"proposed":[93],"network,":[96],"allowing":[97],"selecting":[98],"desirable":[100],"synchronized":[101],"state.":[102],"Experimental":[103],"results":[104],"demonstrate":[105],"global":[107],"synchronization":[108],"performance":[112],"different":[117],"configurations.":[118]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}