{"id":"https://openalex.org/W2017456291","doi":"https://doi.org/10.1109/fpt.2010.5681776","title":"Compact implementations of BLAKE-32 and BLAKE-64 on FPGA","display_name":"Compact implementations of BLAKE-32 and BLAKE-64 on FPGA","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2017456291","doi":"https://doi.org/10.1109/fpt.2010.5681776","mag":"2017456291"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2010.5681776","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2010.5681776","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047145320","display_name":"Jean-Luc Beuchat","orcid":"https://orcid.org/0000-0002-7161-4005"},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Jean-Luc Beuchat","raw_affiliation_strings":["Graduate School of Systems and Information Engineering, University of Tsukuba, Tsukuba, Ibaraki, Japan","Graduate School of Systems and Information Engineering, University of Tsukuba, 1-1-1 Tennodai, Ibaraki, 305-8573, JAPAN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Systems and Information Engineering, University of Tsukuba, Tsukuba, Ibaraki, Japan","institution_ids":["https://openalex.org/I146399215"]},{"raw_affiliation_string":"Graduate School of Systems and Information Engineering, University of Tsukuba, 1-1-1 Tennodai, Ibaraki, 305-8573, JAPAN","institution_ids":["https://openalex.org/I146399215"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007597460","display_name":"Eiji Okamoto","orcid":"https://orcid.org/0000-0001-7834-1639"},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Eiji Okamoto","raw_affiliation_strings":["Graduate School of Systems and Information Engineering, University of Tsukuba, Tsukuba, Ibaraki, Japan","Graduate School of Systems and Information Engineering, University of Tsukuba, 1-1-1 Tennodai, Ibaraki, 305-8573, JAPAN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Systems and Information Engineering, University of Tsukuba, Tsukuba, Ibaraki, Japan","institution_ids":["https://openalex.org/I146399215"]},{"raw_affiliation_string":"Graduate School of Systems and Information Engineering, University of Tsukuba, 1-1-1 Tennodai, Ibaraki, 305-8573, JAPAN","institution_ids":["https://openalex.org/I146399215"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042125327","display_name":"Teppei Yamazaki","orcid":null},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Teppei Yamazaki","raw_affiliation_strings":["Graduate School of Systems and Information Engineering, University of Tsukuba, Tsukuba, Ibaraki, Japan","Graduate School of Systems and Information Engineering, University of Tsukuba, 1-1-1 Tennodai, Ibaraki, 305-8573, JAPAN"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Systems and Information Engineering, University of Tsukuba, Tsukuba, Ibaraki, Japan","institution_ids":["https://openalex.org/I146399215"]},{"raw_affiliation_string":"Graduate School of Systems and Information Engineering, University of Tsukuba, 1-1-1 Tennodai, Ibaraki, 305-8573, JAPAN","institution_ids":["https://openalex.org/I146399215"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I146399215"],"apc_list":null,"apc_paid":null,"fwci":5.9942,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.97374239,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"170","last_page":"177"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.788799524307251},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7424445152282715},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7212386131286621},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.6820654273033142},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5412769317626953},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4579980671405792},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42879414558410645},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.42546582221984863},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38654249906539917},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36849379539489746},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.36395877599716187},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.267905592918396},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.19667306542396545},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1360732614994049}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.788799524307251},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7424445152282715},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7212386131286621},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.6820654273033142},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5412769317626953},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4579980671405792},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42879414558410645},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.42546582221984863},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38654249906539917},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36849379539489746},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.36395877599716187},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.267905592918396},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.19667306542396545},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1360732614994049},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2010.5681776","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2010.5681776","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1513163875","https://openalex.org/W1518398422","https://openalex.org/W1568970091","https://openalex.org/W1572300106","https://openalex.org/W1966368937","https://openalex.org/W1978432903","https://openalex.org/W2100382206","https://openalex.org/W2113287980","https://openalex.org/W2141869599","https://openalex.org/W2164410936","https://openalex.org/W2395088952","https://openalex.org/W2400552030","https://openalex.org/W2405403062","https://openalex.org/W2405923763","https://openalex.org/W2950285309","https://openalex.org/W6712090341"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2540393334","https://openalex.org/W1983570530","https://openalex.org/W2062932566","https://openalex.org/W2390042878","https://openalex.org/W2085828379","https://openalex.org/W2271847574","https://openalex.org/W2746234147"],"abstract_inverted_index":{"We":[0,15,83],"propose":[1],"compact":[2,75],"architectures":[3],"of":[4,20,27,30,79,92],"the":[5,17,21,25,31,63,66,73,80],"SHA-3":[6,81],"candidates":[7],"BLAKE-32":[8,93],"and":[9,41,48,102],"BLAKE-64":[10],"for":[11,77,85],"several":[12],"FPGA":[13],"families.":[14],"harness":[16],"intrinsic":[18],"parallelism":[19],"algorithm":[22],"to":[23,37,49],"interleave":[24],"computation":[26],"four":[28,45],"instances":[29],"Gifunction.":[32],"This":[33],"approach":[34],"allows":[35],"us":[36],"design":[38],"an":[39],"Arithmetic":[40],"Logic":[42],"Unit":[43],"with":[44],"pipeline":[46,60],"stages,":[47],"achieve":[50],"high":[51],"clock":[52],"frequencies.":[53],"With":[54],"careful":[55],"scheduling,":[56],"we":[57],"completely":[58],"avoid":[59],"bubbles.":[61],"For":[62],"time":[64],"being,":[65],"designs":[67],"presented":[68],"in":[69],"this":[70],"work":[71],"are":[72],"most":[74],"ones":[76],"any":[78],"candidates.":[82],"show":[84],"instance":[86],"that":[87],"a":[88,95],"fully":[89],"autonomous":[90],"implementation":[91],"on":[94],"Xilinx":[96],"Virtex-5":[97],"device":[98],"requires":[99],"56":[100],"slices":[101],"two":[103],"memory":[104],"blocks.":[105]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":5}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}