{"id":"https://openalex.org/W2094544799","doi":"https://doi.org/10.1109/fpt.2010.5681767","title":"Efficient implementation of parallel BCD multiplication in LUT-6 FPGAs","display_name":"Efficient implementation of parallel BCD multiplication in LUT-6 FPGAs","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2094544799","doi":"https://doi.org/10.1109/fpt.2010.5681767","mag":"2094544799"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2010.5681767","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2010.5681767","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069824101","display_name":"\u00c1lvaro V\u00e1zquez","orcid":"https://orcid.org/0000-0002-4719-8099"},"institutions":[{"id":"https://openalex.org/I100532134","display_name":"Universit\u00e9 Claude Bernard Lyon 1","ror":"https://ror.org/029brtt94","country_code":"FR","type":"education","lineage":["https://openalex.org/I100532134","https://openalex.org/I203339264"]},{"id":"https://openalex.org/I113428412","display_name":"\u00c9cole Normale Sup\u00e9rieure de Lyon","ror":"https://ror.org/04zmssz18","country_code":"FR","type":"education","lineage":["https://openalex.org/I113428412","https://openalex.org/I203339264"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Alvaro Vazquez","raw_affiliation_strings":["LIP, INRIA/ENS de Lyon/CNRS/UCBL/Universite de Lyon, Lyon, France","LIP, Projet Ar\u00e9naire, INRIA/ENS de Lyon/CNRS/UCBL/Universit\u00e9 de Lyon, 46, all\u00e9e d'Italie, 69364 Cedex 07, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP, INRIA/ENS de Lyon/CNRS/UCBL/Universite de Lyon, Lyon, France","institution_ids":["https://openalex.org/I1326498283","https://openalex.org/I100532134","https://openalex.org/I113428412","https://openalex.org/I1294671590"]},{"raw_affiliation_string":"LIP, Projet Ar\u00e9naire, INRIA/ENS de Lyon/CNRS/UCBL/Universit\u00e9 de Lyon, 46, all\u00e9e d'Italie, 69364 Cedex 07, France","institution_ids":["https://openalex.org/I1326498283","https://openalex.org/I100532134","https://openalex.org/I113428412","https://openalex.org/I1294671590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035966925","display_name":"Florent de Dinechin","orcid":"https://orcid.org/0000-0003-4927-3301"},"institutions":[{"id":"https://openalex.org/I100532134","display_name":"Universit\u00e9 Claude Bernard Lyon 1","ror":"https://ror.org/029brtt94","country_code":"FR","type":"education","lineage":["https://openalex.org/I100532134","https://openalex.org/I203339264"]},{"id":"https://openalex.org/I113428412","display_name":"\u00c9cole Normale Sup\u00e9rieure de Lyon","ror":"https://ror.org/04zmssz18","country_code":"FR","type":"education","lineage":["https://openalex.org/I113428412","https://openalex.org/I203339264"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Florent de Dinechin","raw_affiliation_strings":["LIP, Projet Ar\u00e9naire, INRIA/ENS de Lyon/CNRS/UCBL/Universit\u00e9 de Lyon, 46, all\u00e9e d'Italie, 69364 Cedex 07, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIP, Projet Ar\u00e9naire, INRIA/ENS de Lyon/CNRS/UCBL/Universit\u00e9 de Lyon, 46, all\u00e9e d'Italie, 69364 Cedex 07, France","institution_ids":["https://openalex.org/I1326498283","https://openalex.org/I100532134","https://openalex.org/I113428412","https://openalex.org/I1294671590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3742,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.81863561,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"126","last_page":"133"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8646315932273865},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.7914626002311707},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7817875146865845},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7476983666419983},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6435949206352234},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.6033141613006592},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5207640528678894},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4828506112098694},{"id":"https://openalex.org/keywords/decimal","display_name":"Decimal","score":0.4669063687324524},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3469444215297699},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3310008645057678},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32965004444122314},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15830889344215393},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08951759338378906},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.06375744938850403},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.060358911752700806}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8646315932273865},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.7914626002311707},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7817875146865845},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7476983666419983},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6435949206352234},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.6033141613006592},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5207640528678894},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4828506112098694},{"id":"https://openalex.org/C65045869","wikidata":"https://www.wikidata.org/wiki/Q81365","display_name":"Decimal","level":2,"score":0.4669063687324524},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3469444215297699},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3310008645057678},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32965004444122314},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15830889344215393},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08951759338378906},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.06375744938850403},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.060358911752700806},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpt.2010.5681767","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2010.5681767","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:inria-00546028v1","is_oa":false,"landing_page_url":"https://inria.hal.science/inria-00546028","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2010 International Conference on Field-Programmable Technology, Dec 2010, Beijing, China","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5699999928474426,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1574265547","https://openalex.org/W2014396665","https://openalex.org/W2028415082","https://openalex.org/W2033919179","https://openalex.org/W2034532128","https://openalex.org/W2043066816","https://openalex.org/W2051488784","https://openalex.org/W2065336757","https://openalex.org/W2104203942","https://openalex.org/W2110538940","https://openalex.org/W2117816689","https://openalex.org/W2119571478","https://openalex.org/W2121202037","https://openalex.org/W2133140834","https://openalex.org/W2142454275","https://openalex.org/W2143464005","https://openalex.org/W2146871557","https://openalex.org/W2147963073","https://openalex.org/W2162383260","https://openalex.org/W2163164079","https://openalex.org/W2170071450","https://openalex.org/W2547482522","https://openalex.org/W6657766342"],"related_works":["https://openalex.org/W3094272384","https://openalex.org/W2386099921","https://openalex.org/W1978649251","https://openalex.org/W43369803","https://openalex.org/W1576787868","https://openalex.org/W2382457518","https://openalex.org/W2151743818","https://openalex.org/W2144044430","https://openalex.org/W1991576731","https://openalex.org/W2102930677"],"abstract_inverted_index":{"Decimal":[0],"multiplication":[1,48],"is":[2,80],"one":[3],"of":[4,27,73,100],"the":[5,70,74,95],"most":[6],"frequent":[7],"operations":[8],"used":[9],"by":[10],"many":[11],"financial,":[12],"business":[13],"and":[14,30,78,97],"user-oriented":[15],"applications":[16],"but":[17],"current":[18,55],"implementations":[19,102],"in":[20,25,54,103],"FPGAs":[21],"are":[22],"very":[23],"inefficient":[24],"terms":[26],"both":[28],"area":[29,96],"latency":[31,98],"when":[32],"compared":[33],"to":[34],"binary":[35],"multipliers.":[36],"In":[37,61],"this":[38],"paper":[39],"we":[40],"present":[41],"a":[42,63,87],"new":[43],"method":[44],"for":[45,86],"implementing":[46],"BCD":[47],"more":[49],"efficiently":[50],"than":[51],"previous":[52,101],"proposals":[53],"FPGA":[56],"devices":[57],"with":[58],"6-input":[59],"LUTs.":[60],"particular,":[62],"combinational":[64],"implementation":[65],"maps":[66],"quite":[67],"well":[68],"into":[69],"slice":[71],"structure":[72],"Xilinx":[75],"Virtex-5/Virtex-6":[76],"families":[77],"it":[79],"highly":[81],"pipelineable.":[82],"The":[83],"synthesis":[84],"results":[85],"Virtex-6":[88],"device":[89],"indicate":[90],"that":[91],"our":[92],"proposal":[93],"outperforms":[94],"figures":[99],"FPGAs.":[104]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}