{"id":"https://openalex.org/W1993802922","doi":"https://doi.org/10.1109/fpt.2010.5681481","title":"Wire congestion aware synthesis for a dynamically reconfigurable processor","display_name":"Wire congestion aware synthesis for a dynamically reconfigurable processor","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W1993802922","doi":"https://doi.org/10.1109/fpt.2010.5681481","mag":"1993802922"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2010.5681481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2010.5681481","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112416600","display_name":"Takao Toi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takao Toi","raw_affiliation_strings":["Renesas Electronics Corporation, Yokohama, Kanagawa, Japan","Renesas Electronics Corporation, Kawasaki, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Yokohama, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Electronics Corporation, Kawasaki, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100827917","display_name":"Takumi Okamoto","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takumi Okamoto","raw_affiliation_strings":["Renesas Electronics Corporation, Japan","Renesas Electronics Corporation, Kawasaki, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Electronics Corporation, Kawasaki, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039791403","display_name":"Toru Awashima","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153176","display_name":"Renesas Electronics (Japan)","ror":"https://ror.org/058wb7691","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210153176"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toru Awashima","raw_affiliation_strings":["Renesas Electronics Corporation, Japan","Renesas Electronics Corporation, Kawasaki, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Renesas Electronics Corporation, Japan","institution_ids":["https://openalex.org/I4210153176"]},{"raw_affiliation_string":"Renesas Electronics Corporation, Kawasaki, Kanagawa, Japan","institution_ids":["https://openalex.org/I4210153176"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100885113","display_name":"Kazutoshi Wakabayashi","orcid":null},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazutoshi Wakabayashi","raw_affiliation_strings":["NEC Corporation Limited, Japan","NEC Corporation,Kawasaki,Kanagawa,Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NEC Corporation Limited, Japan","institution_ids":["https://openalex.org/I118347220"]},{"raw_affiliation_string":"NEC Corporation,Kawasaki,Kanagawa,Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113742339","display_name":"Hideharu Amano","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hideharu Amano","raw_affiliation_strings":["Keio University, Japan","Keio University, Yokohama, Kanagawa, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Keio University, Japan","institution_ids":["https://openalex.org/I203951103"]},{"raw_affiliation_string":"Keio University, Yokohama, Kanagawa, Japan","institution_ids":["https://openalex.org/I203951103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5264,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.58858524,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"300","last_page":"303"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7653944492340088},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6772607564926147},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5607622265815735},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5526418089866638},{"id":"https://openalex.org/keywords/context-switch","display_name":"Context switch","score":0.5499415993690491},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.541335940361023},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.46588554978370667},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.45658960938453674},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4454614520072937},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3807486295700073},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.31202393770217896},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.20763492584228516},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1251181662082672}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7653944492340088},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6772607564926147},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5607622265815735},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5526418089866638},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.5499415993690491},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.541335940361023},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.46588554978370667},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.45658960938453674},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4454614520072937},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3807486295700073},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.31202393770217896},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.20763492584228516},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1251181662082672},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2010.5681481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2010.5681481","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1972887087","https://openalex.org/W1982646952","https://openalex.org/W1998292918","https://openalex.org/W2018406774","https://openalex.org/W2074799901","https://openalex.org/W2128286046","https://openalex.org/W2154764938","https://openalex.org/W2157758640","https://openalex.org/W4230232370","https://openalex.org/W4232919122","https://openalex.org/W6654769181","https://openalex.org/W6682844599"],"related_works":["https://openalex.org/W2002703587","https://openalex.org/W1969197658","https://openalex.org/W3019093293","https://openalex.org/W2134263723","https://openalex.org/W3217667592","https://openalex.org/W2139514495","https://openalex.org/W71953811","https://openalex.org/W2974799146","https://openalex.org/W2023505575","https://openalex.org/W2021149030"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"two":[3],"iterative":[4],"synthesis":[5,78],"techniques":[6],"between":[7],"a":[8,25,40,50],"high-level":[9],"synthesizer":[10],"(HLS)":[11],"and":[12,15,69],"the":[13,20,43,67],"place":[14],"route":[16],"tool":[17],"to":[18,39],"shorten":[19,54],"prolonged":[21],"wire":[22,34,71],"delay":[23,52,90],"for":[24,36,58],"dynamically":[26],"reconfigurable":[27],"processor.":[28],"At":[29],"first,":[30],"we":[31,65],"use":[32],"feedback":[33],"delays":[35,72],"each":[37],"context":[38],"scheduler":[41],"in":[42],"HLS.":[44],"The":[45,77],"experimental":[46],"results":[47],"showed":[48],"that":[49],"critical-path":[51],"was":[53,80],"21%":[55],"on":[56,74,89],"average":[57],"applications":[59],"with":[60,84],"timing":[61],"closure":[62],"problems.":[63],"Second,":[64],"skip":[66],"routing":[68],"estimate":[70],"based":[73],"their":[75],"congestions.":[76],"time":[79],"cut":[81],"by":[82],"1/3":[83],"only":[85],"four":[86],"points":[87],"down":[88],"improvement":[91],"rate.":[92]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}