{"id":"https://openalex.org/W2092014208","doi":"https://doi.org/10.1109/fpt.2010.5681476","title":"FPGA platforms leading the way in the application of ‘more than Moore's’ technology","display_name":"FPGA platforms leading the way in the application of ‘more than Moore's’ technology","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2092014208","doi":"https://doi.org/10.1109/fpt.2010.5681476","mag":"2092014208"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2010.5681476","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2010.5681476","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010411820","display_name":"I. Bolsens","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ivo Bolsens","raw_affiliation_strings":["CTO of Xilinx","Xilinx (USA)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CTO of Xilinx","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx (USA)","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5010411820"],"corresponding_institution_ids":["https://openalex.org/I32923980"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"ii","last_page":"ii"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9559000134468079,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9559000134468079,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.954800009727478,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7800665497779846},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7248360514640808},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6433080434799194},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5654056072235107},{"id":"https://openalex.org/keywords/interconnectivity","display_name":"Interconnectivity","score":0.5344053506851196},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.49407199025154114},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4808705449104309},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.456339031457901},{"id":"https://openalex.org/keywords/packet-processing","display_name":"Packet processing","score":0.444087952375412},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4305742681026459},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.426643967628479},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4187451899051666},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.35325345396995544},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.23455899953842163},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15050765872001648},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10054764151573181}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7800665497779846},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7248360514640808},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6433080434799194},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5654056072235107},{"id":"https://openalex.org/C25516864","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnectivity","level":2,"score":0.5344053506851196},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.49407199025154114},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4808705449104309},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.456339031457901},{"id":"https://openalex.org/C2779581428","wikidata":"https://www.wikidata.org/wiki/Q7122997","display_name":"Packet processing","level":3,"score":0.444087952375412},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4305742681026459},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.426643967628479},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4187451899051666},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.35325345396995544},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.23455899953842163},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15050765872001648},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10054764151573181},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2010.5681476","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2010.5681476","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W174982720","https://openalex.org/W2151173140","https://openalex.org/W4386857536","https://openalex.org/W2511973026","https://openalex.org/W1981008129","https://openalex.org/W1800442676","https://openalex.org/W2804418842","https://openalex.org/W2038194959","https://openalex.org/W2778290364","https://openalex.org/W2086834761"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given:":[3],"Modern":[4],"FPGA":[5,49,115],"platforms":[6,116],"have":[7,43],"capabilities":[8],"that":[9,51,128,153,184],"are":[10,58],"well":[11,59],"suited":[12],"to":[13,61,109,117,146,181],"assume":[14],"a":[15,125,150,177],"more":[16],"central":[17],"role":[18],"in":[19,45,103],"the":[20,34,46,64,111,118,133,135,139,142,155],"implementation":[21,157],"of":[22,30,36,48,66,78,95,114,123,165],"complex":[23,67],"embedded":[24],"processing":[25,71,190,193],"systems.":[26],"The":[27,107],"aggressive":[28],"adoption":[29],"Moore's":[31,53],"Law":[32],"and":[33,72,90,101,138,159,162,172],"application":[35],"emerging":[37],"3D":[38],"stacked":[39],"silicon":[40],"interconnect":[41],"technology":[42],"resulted":[44],"growth":[47],"capacity":[50],"outperforms":[52],"Law.":[54],"In":[55],"particular,":[56],"FPGAs":[57],"placed":[60],"be":[62,147,182],"at":[63],"heart":[65],"signal":[68,192],"processing,":[69],"packet":[70,189],"high":[73,80,85,195],"performance":[74,196],"computing":[75],"applications":[76],"because":[77],"their":[79],"computational":[81],"efficiency":[82],"matched":[83],"by":[84,149],"bandwidth":[86],"concurrent":[87],"memory":[88],"access":[89],"rich":[91],"on-chip":[92],"interconnectivity,":[93],"all":[94],"this":[96],"combined":[97],"with":[98],"complete":[99],"programmability":[100],"best":[102],"industry":[104],"power":[105],"efficiency.":[106],"key":[108],"unleashing":[110],"full":[112],"horsepower":[113],"system":[119,166],"designer":[120],"is,":[121],"first":[122],"all,":[124],"hardware":[126,143,156,174],"platform":[127],"allows":[129],"tight":[130],"integration":[131],"between":[132],"processor,":[134],"programmable":[136,173,178],"logic":[137],"memory.":[140],"Second,":[141],"architecture":[144],"has":[145,180],"supported":[148],"programming":[151],"flow":[152],"abstracts":[154],"details":[158],"provides":[160],"seamless":[161],"efficient":[163],"mapping":[164],"functions":[167],"on":[168],"multiple":[169],"processor":[170],"cores":[171],"functions.":[175],"Finally,":[176],"infrastructure":[179],"provided":[183],"targets":[185],"specific":[186],"requirements":[187],"for":[188],"or":[191,194],"computing.":[197]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}