{"id":"https://openalex.org/W2115402073","doi":"https://doi.org/10.1109/fpt.2009.5377673","title":"A detailed delay path model for FPGAs","display_name":"A detailed delay path model for FPGAs","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2115402073","doi":"https://doi.org/10.1109/fpt.2009.5377673","mag":"2115402073"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2009.5377673","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2009.5377673","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025451600","display_name":"Eddie Hung","orcid":"https://orcid.org/0000-0001-7670-116X"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Eddie Hung","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Canada","Dept. of Electrical & Computer Engineering, Univ. of British Columbia, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, Univ. of British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J. E. Wilton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Canada","Dept. of Electrical & Computer Engineering, Univ. of British Columbia, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, Univ. of British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100892776","display_name":"Haile Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Haile Yu","raw_affiliation_strings":["Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong, China","Department of Computer Science and Engineering, The Chinese University of Hong Kong, Honkong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, Honkong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110651248","display_name":"Thomas Chau","orcid":null},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Thomas C. P. Chau","raw_affiliation_strings":["Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong, China","Department of Computer Science and Engineering, The Chinese University of Hong Kong, Honkong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, Honkong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107994859","display_name":"Philip H. W. Leong","orcid":"https://orcid.org/0000-0002-3923-3499"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Philip H. W. Leong","raw_affiliation_strings":["Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong, China","Department of Computer Science and Engineering, The Chinese University of Hong Kong, Honkong"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Chinese University of Hong Kong, Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, Honkong","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.4414,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.89369887,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"96","last_page":"103"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8177681565284729},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6985819339752197},{"id":"https://openalex.org/keywords/intuition","display_name":"Intuition","score":0.5876628160476685},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5477012395858765},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.5371613502502441},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5181176066398621},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.49177268147468567},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.4539206027984619},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43810543417930603},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.4130086600780487},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.40479394793510437},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36586901545524597},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.3502885699272156},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2973424196243286},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2910151183605194},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15523526072502136}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8177681565284729},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6985819339752197},{"id":"https://openalex.org/C132010649","wikidata":"https://www.wikidata.org/wiki/Q189222","display_name":"Intuition","level":2,"score":0.5876628160476685},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5477012395858765},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.5371613502502441},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5181176066398621},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.49177268147468567},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.4539206027984619},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43810543417930603},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.4130086600780487},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.40479394793510437},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36586901545524597},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.3502885699272156},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2973424196243286},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2910151183605194},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15523526072502136},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/fpt.2009.5377673","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2009.5377673","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.159.9899","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.159.9899","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cse.cuhk.edu.hk/~phwl/mt/public/archives/papers/delay_fpt09.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.711.4889","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.711.4889","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ee.usyd.edu.au/people/philip.leong/UserFiles/File/papers/delay_fpt09.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1522950391","https://openalex.org/W1523051745","https://openalex.org/W1943183861","https://openalex.org/W1974233803","https://openalex.org/W1989477191","https://openalex.org/W2008694370","https://openalex.org/W2014112279","https://openalex.org/W2035847677","https://openalex.org/W2040754313","https://openalex.org/W2105281355","https://openalex.org/W2113645429","https://openalex.org/W2116094656","https://openalex.org/W2131696304","https://openalex.org/W2138840350","https://openalex.org/W2157890680"],"related_works":["https://openalex.org/W2100329931","https://openalex.org/W4229446324","https://openalex.org/W2158805860","https://openalex.org/W2110367374","https://openalex.org/W3151506308","https://openalex.org/W1986294008","https://openalex.org/W2345182073","https://openalex.org/W1947426333","https://openalex.org/W2003625360","https://openalex.org/W2034793671"],"abstract_inverted_index":{"A":[0],"complete":[1],"circuit-level":[2],"description":[3],"of":[4,23,39,75,84],"a":[5,15,21],"representative":[6],"FPGA":[7,44,66],"is":[8,28],"presented":[9],"in":[10,94,110],"this":[11,31,76],"paper,":[12],"from":[13],"which":[14],"simple":[16],"RC":[17],"delay":[18,38,92,136],"model":[19,51,77],"as":[20],"function":[22],"architectural":[24],"and":[25,57,87,105,115,127],"technology":[26],"parameters":[27,67,89],"derived.":[29],"Using":[30],"model,":[32],"the":[33,36,43,91],"expression":[34],"for":[35,98,113],"optimal":[37],"any":[40],"path":[41,93],"through":[42],"can":[45,68,121],"be":[46,122],"formulated.":[47],"We":[48],"distill":[49],"our":[50,131],"into":[52,64,101],"being":[53],"purely":[54],"architecture":[55,86],"dependent,":[56],"use":[58],"it":[59],"to":[60,80,124,141,146],"capture":[61],"new":[62,102],"insight":[63],"how":[65,85],"directly":[69],"affect":[70,90],"its":[71],"delay.":[72],"Several":[73],"applications":[74],"are:":[78],"(1)":[79],"gain":[81],"better":[82],"intuition":[83],"process":[88],"an":[95],"FPGA,":[96],"(2)":[97],"initial":[99],"studies":[100],"circuit":[103,107],"designs":[104],"integrated":[106],"technologies,":[108],"(3)":[109],"CAD":[111],"tools":[112],"optimisation":[114],"sensitivity":[116],"analysis.":[117],"The":[118],"technique":[119],"described":[120],"applied":[123],"arbitrary":[125],"circuits,":[126],"simulations":[128],"show":[129],"that":[130,138],"closed":[132],"form":[133],"equations":[134],"give":[135],"values":[137],"are":[139],"accurate":[140],"approximately":[142],"10%":[143],"when":[144],"compared":[145],"HSPICE":[147],"simulation.":[148]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}