{"id":"https://openalex.org/W2144786659","doi":"https://doi.org/10.1109/fpt.2009.5377666","title":"PGR: Period and glitch reduction via clock skew scheduling, delay padding and GlitchLess","display_name":"PGR: Period and glitch reduction via clock skew scheduling, delay padding and GlitchLess","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2144786659","doi":"https://doi.org/10.1109/fpt.2009.5377666","mag":"2144786659"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2009.5377666","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2009.5377666","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000378309","display_name":"Xiao Peng Dong","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Xiao Dong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","Dept of Electrical & Computer Engineering, University of British Columbia, Vancouver, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept of Electrical & Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071113717","display_name":"Guy Lemieux","orcid":"https://orcid.org/0000-0002-7924-8695"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Guy G.F. Lemieux","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","Dept of Electrical & Computer Engineering, University of British Columbia, Vancouver, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept of Electrical & Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"88","last_page":"95"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.7248242497444153},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7132847309112549},{"id":"https://openalex.org/keywords/padding","display_name":"Padding","score":0.6438975930213928},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.5949063897132874},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5829058885574341},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5713506937026978},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4953669309616089},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.49350154399871826},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.48975372314453125},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4771708548069},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.45897167921066284},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4466995298862457},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.44419628381729126},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.4180401861667633},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4110245406627655},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.36146867275238037},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35052037239074707},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3125150799751282},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.23241835832595825},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1430273950099945},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1249050498008728},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12396982312202454},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11765116453170776},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.09284907579421997}],"concepts":[{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.7248242497444153},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7132847309112549},{"id":"https://openalex.org/C165435473","wikidata":"https://www.wikidata.org/wiki/Q1509884","display_name":"Padding","level":2,"score":0.6438975930213928},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.5949063897132874},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5829058885574341},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5713506937026978},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4953669309616089},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.49350154399871826},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.48975372314453125},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4771708548069},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.45897167921066284},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4466995298862457},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.44419628381729126},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.4180401861667633},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4110245406627655},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.36146867275238037},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35052037239074707},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3125150799751282},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.23241835832595825},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1430273950099945},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1249050498008728},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12396982312202454},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11765116453170776},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.09284907579421997},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpt.2009.5377666","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2009.5377666","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.380.6988","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.380.6988","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.ubc.ca/~lemieux/publications/dong-fpt2009.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1511469799","https://openalex.org/W1523051745","https://openalex.org/W1930768720","https://openalex.org/W1977505713","https://openalex.org/W2006589289","https://openalex.org/W2011778848","https://openalex.org/W2013845995","https://openalex.org/W2035847677","https://openalex.org/W2037994569","https://openalex.org/W2049960281","https://openalex.org/W2076907308","https://openalex.org/W2085290926","https://openalex.org/W2087656024","https://openalex.org/W2093660707","https://openalex.org/W2118482092","https://openalex.org/W2123040618","https://openalex.org/W2125272903","https://openalex.org/W2128473621","https://openalex.org/W2135097932","https://openalex.org/W2137807823","https://openalex.org/W2146068626","https://openalex.org/W2146353829","https://openalex.org/W2148701953","https://openalex.org/W2152362440","https://openalex.org/W2157692934","https://openalex.org/W2166290916","https://openalex.org/W2174922170","https://openalex.org/W2265166890","https://openalex.org/W2342543890","https://openalex.org/W2752885492","https://openalex.org/W3145128584","https://openalex.org/W4241936313","https://openalex.org/W6681883145","https://openalex.org/W6823219594"],"related_works":["https://openalex.org/W4247089581","https://openalex.org/W2116514610","https://openalex.org/W4230501858","https://openalex.org/W2083529740","https://openalex.org/W2003180247","https://openalex.org/W1564063853","https://openalex.org/W2133326759","https://openalex.org/W2144282137","https://openalex.org/W4247180033","https://openalex.org/W2053046944"],"abstract_inverted_index":{"This":[0],"paper":[1,73],"describes":[2],"PGR,":[3],"an":[4,84,94,126],"architectural":[5],"technique":[6],"to":[7,14,50,61,107,135,145,183,189,205,215],"reduce":[8],"dynamic":[9],"power":[10,79,148,180],"via":[11,17,102],"GlitchLess":[12,191],"or":[13,105,133],"improve":[15],"performance":[16],"clock":[18,55],"skew":[19],"scheduling":[20],"(CSS)":[21],"and":[22,32,80,82,90,185,199,213],"delay":[23,42,52,113],"padding":[24,114],"(DP).":[25],"It":[26],"is":[27,33,74,125,149,192],"integrated":[28],"into":[29,152],"VPR":[30,198],"5.0,":[31],"invoked":[34],"after":[35],"the":[36,76,119,130,154,172,196],"routing":[37,167],"stage.":[38],"We":[39,169,202],"use":[40],"programmable":[41],"elements":[43],"(PDEs)":[44],"as":[45,162],"a":[46,142],"novel":[47],"architecture":[48,66],"modification":[49],"insert":[51],"on":[53,194,207],"FF":[54],"inputs,":[56],"enabling":[57],"all":[58],"optimization":[59],"steps":[60],"share":[62],"it,":[63],"avoiding":[64],"multiple":[65],"modifications.":[67],"The":[68],"central":[69],"theme":[70],"of":[71,96,122,129,157,210],"this":[72],"considering":[75,87],"trade-off":[77],"between":[78],"performance,":[81],"finding":[83],"appropriate":[85],"compromise":[86],"process":[88],"variation":[89],"timing":[91],"uncertainties.":[92],"Overall,":[93],"average":[95,120,208],"15%":[97],"speedup":[98],"can":[99,177],"be":[100],"achieved":[101],"CSS":[103],"alone,":[104],"up":[106,134,182,188,214],"37%":[108],"for":[109,137,217],"individual":[110,138,218],"circuits.":[111,139,219],"Although":[112],"only":[115],"benefits":[116],"several":[117],"circuits,":[118],"improvement":[121],"those":[123],"circuits":[124],"additional":[127],"10%":[128],"original":[131,173,197],"period,":[132],"23%":[136],"In":[140],"addition,":[141],"new":[143],"model":[144],"estimate":[146],"glitching":[147,179,211],"proposed,":[150],"taking":[151],"account":[153],"analog":[155],"behavior":[156],"glitch":[158,174],"pulse":[159],"width":[160],"reduction":[161],"it":[163],"travels":[164],"along":[165],"FPGA":[166],"tracks.":[168],"show":[170],"that":[171],"estimation":[175],"method":[176],"underestimate":[178],"by":[181,187],"48%,":[184],"overestimate":[186],"15%.":[190],"performed":[193],"both":[195],"post-CSS":[200],"solutions.":[201],"are":[203],"able":[204],"eliminate":[206],"16%":[209],"power,":[212],"63%":[216]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}