{"id":"https://openalex.org/W2117146383","doi":"https://doi.org/10.1109/fpt.2009.5377638","title":"A flexible DSP block to enhance FPGA arithmetic performance","display_name":"A flexible DSP block to enhance FPGA arithmetic performance","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2117146383","doi":"https://doi.org/10.1109/fpt.2009.5377638","mag":"2117146383"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2009.5377638","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2009.5377638","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034231760","display_name":"Hadi Parandeh-Afshar","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Hadi Parandeh-Afshar","raw_affiliation_strings":["School of Computer and Communication Sciences, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","School of Computer and Communication Sciences, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), CH-1015, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer and Communication Sciences, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"School of Computer and Communication Sciences, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), CH-1015, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013635152","display_name":"Alessandro Cevrero","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Alessandro Cevrero","raw_affiliation_strings":["School of Engineering, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","School of Engineering, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), CH-1015, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"School of Engineering, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), CH-1015, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103214059","display_name":"Panagiotis Athanasopoulos","orcid":"https://orcid.org/0000-0002-1160-1624"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Panagiotis Athanasopoulos","raw_affiliation_strings":["School of Computer and Communication Sciences, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","School of Computer and Communication Sciences, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), CH-1015, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer and Communication Sciences, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"School of Computer and Communication Sciences, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), CH-1015, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011244614","display_name":"Philip Brisk","orcid":"https://orcid.org/0000-0003-0083-9781"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Philip Brisk","raw_affiliation_strings":["Department of Computer Science and Engineering, Bourns College of Engineering, University of California Riverside, Riverside, CA, USA","Department of Computer Science and Engineering Bourns College of Engineering, University of California, Riverside, USA, 92521"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Bourns College of Engineering, University of California Riverside, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]},{"raw_affiliation_string":"Department of Computer Science and Engineering Bourns College of Engineering, University of California, Riverside, USA, 92521","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072423303","display_name":"Yusuf Leblebici","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Yusuf Leblebici","raw_affiliation_strings":["School of Engineering, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","School of Engineering, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), CH-1015, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Engineering, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"School of Engineering, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), CH-1015, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020575991","display_name":"Paolo Ienne","orcid":"https://orcid.org/0000-0002-6142-7345"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Paolo Ienne","raw_affiliation_strings":["School of Computer and Communication Sciences, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","School of Computer and Communication Sciences, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), CH-1015, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer and Communication Sciences, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"School of Computer and Communication Sciences, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), CH-1015, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"34","issue":null,"first_page":"70","last_page":"77"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6656616926193237},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6650769114494324},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6642168760299683},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6390872001647949},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4849300682544708},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4843091070652008},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.4668249487876892},{"id":"https://openalex.org/keywords/product","display_name":"Product (mathematics)","score":0.46242326498031616},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.42183464765548706},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3912971615791321},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38241079449653625},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1640540063381195}],"concepts":[{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6656616926193237},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6650769114494324},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6642168760299683},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6390872001647949},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4849300682544708},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4843091070652008},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.4668249487876892},{"id":"https://openalex.org/C90673727","wikidata":"https://www.wikidata.org/wiki/Q901718","display_name":"Product (mathematics)","level":2,"score":0.46242326498031616},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.42183464765548706},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3912971615791321},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38241079449653625},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1640540063381195},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/fpt.2009.5377638","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2009.5377638","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},{"id":"pmh:oai:escholarship.org/ark:/13030/qt4549727z","is_oa":false,"landing_page_url":"https://escholarship.org/uc/item/4549727z","pdf_url":null,"source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"},{"id":"pmh:qt4549727z","is_oa":false,"landing_page_url":"http://www.escholarship.org/uc/item/4549727z","pdf_url":null,"source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Parandeh-Afshar, H; Cevrero, A; Athanasopoulos, P; Brisk, P; Leblebici, Y; & Ienne, P. Bergmann, NW; Diessel, O; & Shannon, L eds. (2009). A flexible DSP block to enhance FPGA arithmetic performance.. FPT, 70 - 77. doi: 10.1109/FPT.2009.5377638. UC Riverside: Retrieved from: http://www.escholarship.org/uc/item/4549727z","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1498258518","https://openalex.org/W1912498744","https://openalex.org/W1973127083","https://openalex.org/W1983849809","https://openalex.org/W1986507733","https://openalex.org/W1998449406","https://openalex.org/W2004940452","https://openalex.org/W2035626076","https://openalex.org/W2040166817","https://openalex.org/W2048773562","https://openalex.org/W2055212404","https://openalex.org/W2076793873","https://openalex.org/W2094162041","https://openalex.org/W2110452354","https://openalex.org/W2117493063","https://openalex.org/W2123358761","https://openalex.org/W2127063049","https://openalex.org/W2147234859","https://openalex.org/W2149310843","https://openalex.org/W2162546785","https://openalex.org/W2165055337","https://openalex.org/W2166062472","https://openalex.org/W2168225933","https://openalex.org/W3140847110","https://openalex.org/W6664085194","https://openalex.org/W6683964721"],"related_works":["https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W2014521732","https://openalex.org/W3012528295","https://openalex.org/W2024574431","https://openalex.org/W2387100797","https://openalex.org/W2787072969","https://openalex.org/W1522517392","https://openalex.org/W2424214691","https://openalex.org/W3207508415"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,33,56,89,95],"new":[3],"DSP":[4,13,60,86,135],"block":[5,61,87],"for":[6,47],"use":[7],"in":[8,67],"modern":[9],"high-performance":[10],"FPGAs.":[11],"Current":[12],"blocks":[14],"contain":[15],"fixed-bitwidth":[16],"multipliers":[17],"that":[18,41],"can":[19,62,119],"be":[20,120],"combined":[21],"efficiently":[22],"to":[23,52,69,107],"form":[24],"larger":[25],"multipliers.":[26],"Our":[27],"approach":[28],"is":[29,105],"similar,":[30],"but":[31],"includes":[32],"bypass":[34],"layer":[35],"following":[36],"the":[37,43,53,58,73,76,78,101,109,112,124,130,134],"partial":[38,48,79],"product":[39,49,80],"generator":[40],"exposes":[42],"compressor":[44,98],"tree":[45,82,99],"used":[46,83],"reduction":[50,81],"directly":[51,122],"user.":[54],"As":[55],"consequence,":[57],"proposed":[59],"accelerate":[63],"multi-input":[64],"addition":[65,68,117],"operations":[66,118],"multiplication.":[70],"To":[71],"increase":[72],"flexibility":[74],"of":[75,103,111,129,133],"device,":[77],"within":[84],"our":[85],"uses":[88],"fixed-function":[90],"compression":[91],"logic":[92],"along":[93],"with":[94],"field":[96],"programmable":[97],"(FPCT),":[100],"latter":[102],"which":[104],"user-configurable":[106],"meet":[108],"needs":[110],"application":[113],"at":[114],"hand.":[115],"Multi-input":[116],"mapped":[121],"onto":[123],"FPCT":[125],"without":[126],"compromising":[127],"any":[128],"other":[131],"functionality":[132],"block.":[136]},"counts_by_year":[{"year":2016,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}