{"id":"https://openalex.org/W2152999810","doi":"https://doi.org/10.1109/fpt.2009.5377633","title":"FPGA implementation of an invasive computing architecture","display_name":"FPGA implementation of an invasive computing architecture","publication_year":2009,"publication_date":"2009-12-01","ids":{"openalex":"https://openalex.org/W2152999810","doi":"https://doi.org/10.1109/fpt.2009.5377633","mag":"2152999810"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2009.5377633","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2009.5377633","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065580667","display_name":"Abdulazim Amouri","orcid":null},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Abdulazim Amouri","raw_affiliation_strings":["Hardware/Software Co-Design, Department of Computer Science, University of Erlangen Nuremberg, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hardware/Software Co-Design, Department of Computer Science, University of Erlangen Nuremberg, Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064664557","display_name":"Farhadur Arifin","orcid":"https://orcid.org/0000-0003-1331-8045"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Farhadur Arifin","raw_affiliation_strings":["Hardware/Software Co-Design, Department of Computer Science, University of Erlangen Nuremberg, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hardware/Software Co-Design, Department of Computer Science, University of Erlangen Nuremberg, Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072039340","display_name":"Frank Hannig","orcid":"https://orcid.org/0000-0003-3663-6484"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Hannig","raw_affiliation_strings":["Hardware/Software Co-Design, Department of Computer Science, University of Erlangen Nuremberg, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hardware/Software Co-Design, Department of Computer Science, University of Erlangen Nuremberg, Germany","institution_ids":["https://openalex.org/I181369854"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076672029","display_name":"J\u00fcrgen Teich","orcid":"https://orcid.org/0000-0001-6285-5862"},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jurgen Teich","raw_affiliation_strings":["Hardware/Software Co-Design, Department of Computer Science, University of Erlangen Nuremberg, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hardware/Software Co-Design, Department of Computer Science, University of Erlangen Nuremberg, Germany","institution_ids":["https://openalex.org/I181369854"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I181369854"],"apc_list":null,"apc_paid":null,"fwci":1.0725,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.79581796,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"18","issue":null,"first_page":"135","last_page":"142"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8336665630340576},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8237178921699524},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8166888952255249},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6670976877212524},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6433454751968384},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5977897047996521},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.5798479318618774},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5227696895599365},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4711942672729492},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.46964070200920105},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.44489943981170654},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4309025704860687},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3964017331600189},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.32132023572921753}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8336665630340576},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8237178921699524},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8166888952255249},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6670976877212524},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6433454751968384},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5977897047996521},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.5798479318618774},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5227696895599365},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4711942672729492},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.46964070200920105},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.44489943981170654},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4309025704860687},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3964017331600189},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.32132023572921753},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2009.5377633","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2009.5377633","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1517717115","https://openalex.org/W1979855023","https://openalex.org/W2022038016","https://openalex.org/W2035720033","https://openalex.org/W2052276322","https://openalex.org/W2085742356","https://openalex.org/W2097033573","https://openalex.org/W2097502147","https://openalex.org/W2107440355","https://openalex.org/W2110015159","https://openalex.org/W2116520095","https://openalex.org/W2121082877","https://openalex.org/W2121844610","https://openalex.org/W2142229643","https://openalex.org/W2168885191","https://openalex.org/W2533088220","https://openalex.org/W4250672401","https://openalex.org/W6678286823"],"related_works":["https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2340647897","https://openalex.org/W2808484818","https://openalex.org/W1574948540"],"abstract_inverted_index":{"Invasive":[0],"computing":[1],"is":[2,67,79],"a":[3,43,59,64],"novel":[4],"paradigm":[5],"for":[6,46],"exploitation":[7],"of":[8,11,21,31,58,76],"run-time":[9],"parallelism":[10],"future":[12],"MPSoC":[13],"architectures":[14],"through":[15],"resource-aware":[16],"programming":[17],"and":[18,29,81],"dynamic":[19],"reconfiguration":[20],"the":[22,27,74],"underlying":[23],"architectures.":[24,54],"Based":[25],"on":[26,63],"state":[28],"availability":[30],"resources,":[32],"an":[33],"invasive":[34,48,61],"algorithm":[35],"organizes":[36],"its":[37],"computation":[38],"itself.":[39],"This":[40],"paper":[41],"presents":[42],"general":[44,60],"methodology":[45],"mapping":[47],"algorithms":[49],"to":[50],"FPGA-based":[51],"dynamically":[52],"reconfigurable":[53,65],"A":[55],"detailed":[56],"description":[57],"architecture":[62],"platform":[66],"given.":[68],"For":[69],"1D":[70],"linear":[71],"processor":[72],"architectures,":[73],"applicability":[75],"this":[77],"concept":[78],"tested":[80],"results":[82],"show":[83],"substantial":[84],"flexibility":[85],"gains":[86],"with":[87],"only":[88],"marginal":[89],"additional":[90],"hardware":[91],"cost.":[92]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}