{"id":"https://openalex.org/W2104494630","doi":"https://doi.org/10.1109/fpt.2008.4762359","title":"Co-optimisation of datapath and memory in outer loop pipelining","display_name":"Co-optimisation of datapath and memory in outer loop pipelining","publication_year":2008,"publication_date":"2008-12-01","ids":{"openalex":"https://openalex.org/W2104494630","doi":"https://doi.org/10.1109/fpt.2008.4762359","mag":"2104494630"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2008.4762359","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2008.4762359","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068030569","display_name":"Kieron Turkington","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Kieron Turkington","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, UK","[Dept. of Electr. & Electron. Eng., Imperial Coll. London, London]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Imperial Coll. London, London]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029829952","display_name":"George A. Constantinides","orcid":"https://orcid.org/0000-0002-0201-310X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"George A. Constantinides","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, UK","[Dept. of Electr. & Electron. Eng., Imperial Coll. London, London]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Imperial Coll. London, London]","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091532722","display_name":"Peter Y. K. Cheung","orcid":"https://orcid.org/0000-0002-8236-1816"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Peter Y.K. Cheung","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, UK","[Dept. of Electr. & Electron. Eng., Imperial Coll. London, London]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"[Dept. of Electr. & Electron. Eng., Imperial Coll. London, London]","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018954488","display_name":"\u039a\u03c9\u03bd\u03c3\u03c4\u03b1\u03bd\u03c4\u03af\u03bd\u03bf\u03c2 \u039c\u03b1\u03c3\u03c3\u03ad\u03bb\u03bf\u03c2","orcid":"https://orcid.org/0000-0001-9311-4696"},"institutions":[{"id":"https://openalex.org/I158716096","display_name":"University of Peloponnese","ror":"https://ror.org/04d4d3c02","country_code":"GR","type":"education","lineage":["https://openalex.org/I158716096"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Konstantinos Masselos","raw_affiliation_strings":["Department of Computer Science and Technology, University of Peloponnese, Tripoli, Greece","Dept. of Comput. Sci. & Technol., Univ. of Peloponnese, Tripolis"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Technology, University of Peloponnese, Tripoli, Greece","institution_ids":["https://openalex.org/I158716096"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Technol., Univ. of Peloponnese, Tripolis","institution_ids":["https://openalex.org/I158716096"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5068030569"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1271193,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"16","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9131852984428406},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.794575572013855},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7916786074638367},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7359612584114075},{"id":"https://openalex.org/keywords/software-pipelining","display_name":"Software pipelining","score":0.7006792426109314},{"id":"https://openalex.org/keywords/loop-tiling","display_name":"Loop tiling","score":0.5818549394607544},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5572672486305237},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5391190052032471},{"id":"https://openalex.org/keywords/loop-fission","display_name":"Loop fission","score":0.5372469425201416},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.42909687757492065},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.42518681287765503},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2637234628200531},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.21746096014976501},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11848026514053345},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.09244617819786072}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9131852984428406},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.794575572013855},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7916786074638367},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7359612584114075},{"id":"https://openalex.org/C188854837","wikidata":"https://www.wikidata.org/wiki/Q268469","display_name":"Software pipelining","level":3,"score":0.7006792426109314},{"id":"https://openalex.org/C11799548","wikidata":"https://www.wikidata.org/wiki/Q6675847","display_name":"Loop tiling","level":3,"score":0.5818549394607544},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5572672486305237},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5391190052032471},{"id":"https://openalex.org/C134718785","wikidata":"https://www.wikidata.org/wiki/Q6675821","display_name":"Loop fission","level":3,"score":0.5372469425201416},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.42909687757492065},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.42518681287765503},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2637234628200531},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.21746096014976501},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11848026514053345},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.09244617819786072},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2008.4762359","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2008.4762359","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W40192171","https://openalex.org/W2029779044","https://openalex.org/W2042766074","https://openalex.org/W2047838162","https://openalex.org/W2053894614","https://openalex.org/W2097265665","https://openalex.org/W2101701496","https://openalex.org/W2102870347","https://openalex.org/W2105219044","https://openalex.org/W2106521816","https://openalex.org/W2107765705","https://openalex.org/W2108182665","https://openalex.org/W2108837164","https://openalex.org/W2109805563","https://openalex.org/W2110316735","https://openalex.org/W2111800814","https://openalex.org/W2115412980","https://openalex.org/W2121593023","https://openalex.org/W2122128838","https://openalex.org/W2123183104","https://openalex.org/W2125951114","https://openalex.org/W2134267285","https://openalex.org/W2135234700","https://openalex.org/W2137843087","https://openalex.org/W2139962137","https://openalex.org/W2144394961","https://openalex.org/W2144590469","https://openalex.org/W2146272142","https://openalex.org/W2152966189","https://openalex.org/W2159844683","https://openalex.org/W2171446562","https://openalex.org/W2171783222","https://openalex.org/W4240226712","https://openalex.org/W4247312607","https://openalex.org/W4249647998","https://openalex.org/W4300999067","https://openalex.org/W6674708768"],"related_works":["https://openalex.org/W4247312607","https://openalex.org/W2042766074","https://openalex.org/W2135234700","https://openalex.org/W2125951114","https://openalex.org/W217231416","https://openalex.org/W2187123740","https://openalex.org/W2021010544","https://openalex.org/W2377042343","https://openalex.org/W2092462759","https://openalex.org/W1993227264"],"abstract_inverted_index":{"When":[0],"targeting":[1],"algorithms":[2],"to":[3,8,21,40,54,72,90,114],"FPGAs":[4],"both":[5],"the":[6,12,35,75,82,101,104],"array":[7,39],"memory":[9,41,57,76,85,119],"assignment":[10,42],"and":[11,43,59,84],"selection":[13],"of":[14,38,51,112],"data":[15,44],"reuse":[16,45],"structures":[17],"should":[18],"be":[19,65],"considered":[20],"maximise":[22],"performance.":[23],"In":[24],"this":[25],"work":[26],"we":[27,87],"present":[28],"an":[29,97,109,124],"integer":[30],"linear":[31],"programming":[32],"formulation":[33],"for":[34],"combined":[36],"problem":[37],"selection.":[46],"We":[47],"include":[48],"a":[49,68,117],"number":[50],"cost":[52],"functions":[53],"minimise":[55],"during":[56,78],"optimisation":[58],"show":[60,108],"how":[61],"these":[62],"optimisations":[63],"can":[64],"integrated":[66,122],"into":[67,123],"loop":[69,127],"pipelining":[70,128],"framework":[71],"iteratively":[73],"update":[74],"subsystem":[77,86,120],"scheduling.":[79],"By":[80],"co-optimising":[81],"datapath":[83],"are":[88],"able":[89],"produce":[91],"near":[92],"optimal":[93],"(fastest)":[94],"solutions,":[95],"with":[96],"upper":[98],"bound":[99],"on":[100],"distance":[102],"from":[103],"optimal.":[105],"Our":[106],"results":[107],"average":[110],"speedup":[111],"up":[113],"4x":[115],"over":[116],"non-optimised":[118],"when":[121],"existing":[125],"outer":[126],"framework.":[129]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}