{"id":"https://openalex.org/W2146042997","doi":"https://doi.org/10.1109/fpt.2007.4439279","title":"A Portable Memory Access Framework on Reconfigurable Computers","display_name":"A Portable Memory Access Framework on Reconfigurable Computers","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2146042997","doi":"https://doi.org/10.1109/fpt.2007.4439279","mag":"2146042997"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2007.4439279","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2007.4439279","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069173833","display_name":"Miaoqing Huang","orcid":"https://orcid.org/0000-0001-7376-3744"},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Miaoqing Huang","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing Department of Electrical and Computer Engineering, George Washington University, USA","Dept. of Electr. & Comput. Eng., George Washington Univ., Washington, DC#TAB#"],"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing Department of Electrical and Computer Engineering, George Washington University, USA","institution_ids":["https://openalex.org/I193531525"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., George Washington Univ., Washington, DC#TAB#","institution_ids":["https://openalex.org/I193531525"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020151802","display_name":"Iv\u00e1n Gonz\u00e1lez","orcid":"https://orcid.org/0000-0002-5886-240X"},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ivan Gonzalez","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing Department of Electrical and Computer Engineering, George Washington University, USA","Dept. of Electr. & Comput. Eng., George Washington Univ., Washington, DC#TAB#"],"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing Department of Electrical and Computer Engineering, George Washington University, USA","institution_ids":["https://openalex.org/I193531525"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., George Washington Univ., Washington, DC#TAB#","institution_ids":["https://openalex.org/I193531525"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001914825","display_name":"Tarek El\u2010Ghazawi","orcid":"https://orcid.org/0000-0001-9687-7939"},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tarek El-Ghazawi","raw_affiliation_strings":["NSF Center for High-Performance Reconfigurable Computing Department of Electrical and Computer Engineering, George Washington University, USA","Dept. of Electr. & Comput. Eng., George Washington Univ., Washington, DC#TAB#"],"affiliations":[{"raw_affiliation_string":"NSF Center for High-Performance Reconfigurable Computing Department of Electrical and Computer Engineering, George Washington University, USA","institution_ids":["https://openalex.org/I193531525"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., George Washington Univ., Washington, DC#TAB#","institution_ids":["https://openalex.org/I193531525"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5069173833"],"corresponding_institution_ids":["https://openalex.org/I193531525"],"apc_list":null,"apc_paid":null,"fwci":0.6333,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.73068894,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"333","last_page":"336"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8111355900764465},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.5933998823165894},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5652117729187012},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5544551610946655},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5317087769508362},{"id":"https://openalex.org/keywords/host","display_name":"Host (biology)","score":0.528008222579956},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.49936890602111816},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.47148844599723816},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.454690158367157},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.45282137393951416},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38235539197921753},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3614671230316162}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8111355900764465},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.5933998823165894},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5652117729187012},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5544551610946655},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5317087769508362},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.528008222579956},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.49936890602111816},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.47148844599723816},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.454690158367157},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.45282137393951416},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38235539197921753},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3614671230316162},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2007.4439279","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2007.4439279","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1523588751","https://openalex.org/W1979641754","https://openalex.org/W2062817208","https://openalex.org/W2137693191","https://openalex.org/W2170256087","https://openalex.org/W4231183338"],"related_works":["https://openalex.org/W4321458411","https://openalex.org/W2354036839","https://openalex.org/W2782503170","https://openalex.org/W2043352873","https://openalex.org/W1970751325","https://openalex.org/W321331545","https://openalex.org/W2057195881","https://openalex.org/W3025845664","https://openalex.org/W2045451527","https://openalex.org/W4324313562"],"abstract_inverted_index":{"Current":[0],"reconfigurable":[1],"computers":[2],"(RCs)":[3],"do":[4],"not":[5],"share":[6],"a":[7,13,33,42],"unified":[8,43],"architectural":[9],"model,":[10],"which":[11],"presents":[12],"challenge":[14],"to":[15,20,87,99],"any":[16],"developer":[17],"who":[18],"intends":[19],"port":[21],"hardware":[22,64,88],"designs":[23],"across":[24],"different":[25],"RC":[26],"platforms.":[27],"In":[28],"this":[29,95],"paper,":[30],"we":[31],"propose":[32],"portable":[34],"memory":[35,44,49,53,57],"access":[36,58],"framework":[37,96],"that":[38],"gives":[39],"the":[40,47,51,63,85],"user":[41],"view":[45],"combining":[46],"host":[48],"and":[50,62,66,79,91],"local":[52],"of":[54,93],"FPGA.":[55],"Three":[56],"modes":[59],"are":[60],"provided,":[61],"cost":[65],"performance":[67,92],"impact":[68],"have":[69],"been":[70],"measured":[71],"on":[72],"three":[73],"major":[74],"RCs:":[75],"SRC-6,":[76],"SGI":[77],"RC-100":[78],"Cray":[80],"XD1.":[81],"Under":[82],"current":[83],"implementation,":[84],"penalty":[86],"resource":[89],"utilization":[90],"applying":[94],"is":[97],"reduced":[98],"minimum.":[100]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}