{"id":"https://openalex.org/W2086165801","doi":"https://doi.org/10.1109/fpt.2007.4439256","title":"An Embedded Reconfigurable Logic Core based on Variable Grain Logic Cell Architecture","display_name":"An Embedded Reconfigurable Logic Core based on Variable Grain Logic Cell Architecture","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2086165801","doi":"https://doi.org/10.1109/fpt.2007.4439256","mag":"2086165801"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2007.4439256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2007.4439256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013931312","display_name":"Satou Yoshiaki","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshiaki Satou","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, JAPAN","Kumamoto University Kumamoto"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, JAPAN","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Kumamoto University Kumamoto","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012465812","display_name":"Motoki Amagasaki","orcid":"https://orcid.org/0000-0002-5196-9765"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Motoki Amagasaki","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, JAPAN","Kumamoto University Kumamoto"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, JAPAN","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Kumamoto University Kumamoto","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103005263","display_name":"Hiroshi Miura","orcid":"https://orcid.org/0000-0002-4623-6970"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroshi Miura","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, JAPAN","Kumamoto University Kumamoto"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, JAPAN","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Kumamoto University Kumamoto","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038604200","display_name":"Kazunori Matsuyama","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazunori Matsuyama","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, JAPAN","Kumamoto University Kumamoto"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, JAPAN","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Kumamoto University Kumamoto","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111877762","display_name":"Ryoichi Yamaguchi","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Ryoichi Yamaguchi","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, JAPAN","Kumamoto University Kumamoto"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, JAPAN","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Kumamoto University Kumamoto","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059705629","display_name":"Masahiro Iida","orcid":"https://orcid.org/0000-0002-9654-2319"},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Iida","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, JAPAN","Kumamoto University Kumamoto"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, JAPAN","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Kumamoto University Kumamoto","institution_ids":["https://openalex.org/I96036126"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031401749","display_name":"Toshinori Sueyoshi","orcid":null},"institutions":[{"id":"https://openalex.org/I96036126","display_name":"Kumamoto University","ror":"https://ror.org/02cgss904","country_code":"JP","type":"education","lineage":["https://openalex.org/I96036126"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Toshinori Sueyoshi","raw_affiliation_strings":["Graduate School of Science and Technology, Kumamoto University, JAPAN","Kumamoto University Kumamoto"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Kumamoto University, JAPAN","institution_ids":["https://openalex.org/I96036126"]},{"raw_affiliation_string":"Kumamoto University Kumamoto","institution_ids":["https://openalex.org/I96036126"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.5922,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.8394377,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"241","last_page":"244"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7692184448242188},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5923976898193359},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5653610825538635},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5387787222862244},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.481361448764801},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46737828850746155},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4638856053352356},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.4461270570755005},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4410487115383148},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42208725214004517},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.41282787919044495},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34701550006866455},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33199775218963623},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.22970524430274963},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20502886176109314}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7692184448242188},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5923976898193359},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5653610825538635},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5387787222862244},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.481361448764801},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46737828850746155},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4638856053352356},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.4461270570755005},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4410487115383148},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42208725214004517},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.41282787919044495},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34701550006866455},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33199775218963623},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.22970524430274963},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20502886176109314},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2007.4439256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2007.4439256","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2004708914","https://openalex.org/W2041439238","https://openalex.org/W2105715355"],"related_works":["https://openalex.org/W2039093878","https://openalex.org/W4251323573","https://openalex.org/W4252245464","https://openalex.org/W2997345848","https://openalex.org/W4246197519","https://openalex.org/W2992319512","https://openalex.org/W2120397377","https://openalex.org/W2139569078","https://openalex.org/W3143008962","https://openalex.org/W4252227487"],"abstract_inverted_index":{"Reconfigurable":[0],"computing":[1],"is":[2,46,95,149],"becoming":[3],"increasingly":[4],"attractive":[5],"for":[6,108],"many":[7],"applications.":[8,61],"It":[9],"involves":[10],"the":[11,22,28,53,96,109,136,147,152],"use":[12],"of":[13,30,76,124],"reconfigurable":[14],"logic":[15,33,70],"devices":[16],"(RLDs).":[17],"RLDs":[18],"are":[19,128],"classified":[20],"as":[21],"fine-grained":[23,105],"or":[24],"coarse-grained":[25,103],"type":[26],"on":[27,145],"basis":[29],"their":[31],"basic":[32],"cell":[34,71],"architecture.":[35],"In":[36,62,139],"general,":[37],"each":[38],"architecture":[39],"has":[40],"its":[41],"own":[42],"merit;":[43],"therefore,":[44],"it":[45],"difficult":[47],"to":[48],"achieve":[49],"a":[50,67,77,100,117],"balance":[51],"between":[52,102],"operation":[54],"speed":[55],"and":[56,86,104,112,122,132],"implementation":[57,110],"area":[58],"in":[59,135],"various":[60],"this":[63],"paper,":[64],"we":[65],"propose":[66],"variable":[68,97],"grain":[69],"(VGLC)":[72],"architecture,":[73],"which":[74],"consists":[75],"4-bit":[78],"ripple":[79],"carry":[80],"adder":[81],"with":[82,151],"configuration":[83,125],"memory":[84,126],"bits":[85,127],"also":[87],"develop":[88],"technology":[89],"mapping":[90],"tool.":[91],"Its":[92],"key":[93],"feature":[94],"granularity":[98],"being":[99],"tradeoff":[101],"types":[106],"required":[107],"arithmetic":[111],"random":[113],"logic,":[114],"respectively.":[115],"As":[116],"result,":[118],"critical":[119],"path":[120],"delay,":[121],"number":[123],"reduced":[129],"by":[130],"49.7%,":[131],"48.5%,":[133],"respectively,":[134],"benchmark":[137],"circuits.":[138],"addition,":[140],"when":[141],"implementing":[142],"DSP":[143],"benchmarks":[144],"trials,":[146],"result":[148],"comparable":[150],"highest":[153],"performance":[154],"processors":[155],"today.":[156]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}