{"id":"https://openalex.org/W2116713559","doi":"https://doi.org/10.1109/fpt.2007.4439226","title":"SOC implementation of wave-pipelined circuits","display_name":"SOC implementation of wave-pipelined circuits","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2116713559","doi":"https://doi.org/10.1109/fpt.2007.4439226","mag":"2116713559"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2007.4439226","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2007.4439226","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078405996","display_name":"G. Seetharaman","orcid":"https://orcid.org/0000-0001-7764-0661"},"institutions":[{"id":"https://openalex.org/I122964287","display_name":"National Institute of Technology Tiruchirappalli","ror":"https://ror.org/047x65e68","country_code":"IN","type":"education","lineage":["https://openalex.org/I122964287"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"G. Seetharaman","raw_affiliation_strings":["Research Scholar, Department ofECE, National Institute of Technology, Tiruchirappalli, India"],"affiliations":[{"raw_affiliation_string":"Research Scholar, Department ofECE, National Institute of Technology, Tiruchirappalli, India","institution_ids":["https://openalex.org/I122964287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018233463","display_name":"B. Venkataramani","orcid":null},"institutions":[{"id":"https://openalex.org/I122964287","display_name":"National Institute of Technology Tiruchirappalli","ror":"https://ror.org/047x65e68","country_code":"IN","type":"education","lineage":["https://openalex.org/I122964287"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B. Venkataramani","raw_affiliation_strings":["Professor and Head, Department ofECE, National Institute of Technology, Tiruchirappalli, India"],"affiliations":[{"raw_affiliation_string":"Professor and Head, Department ofECE, National Institute of Technology, Tiruchirappalli, India","institution_ids":["https://openalex.org/I122964287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5078405996"],"corresponding_institution_ids":["https://openalex.org/I122964287"],"apc_list":null,"apc_paid":null,"fwci":1.0929,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.78901661,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"52","issue":null,"first_page":"9","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7153905630111694},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6620786190032959},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5313535332679749},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5038749575614929},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4782392382621765},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.46305298805236816},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3148414194583893},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20398813486099243},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14098834991455078}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7153905630111694},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6620786190032959},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5313535332679749},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5038749575614929},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4782392382621765},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.46305298805236816},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3148414194583893},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20398813486099243},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14098834991455078}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2007.4439226","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2007.4439226","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6600000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W19011545","https://openalex.org/W1603444000","https://openalex.org/W1985956780","https://openalex.org/W2097720613","https://openalex.org/W2113521968","https://openalex.org/W2115452265","https://openalex.org/W2143310750","https://openalex.org/W2165439085","https://openalex.org/W2329992686","https://openalex.org/W2505333973","https://openalex.org/W3143682290","https://openalex.org/W6636313788","https://openalex.org/W6701914895"],"related_works":["https://openalex.org/W629811444","https://openalex.org/W2796521923","https://openalex.org/W95651076","https://openalex.org/W2770163697","https://openalex.org/W2110521006","https://openalex.org/W2063536371","https://openalex.org/W2184033104","https://openalex.org/W1543777494","https://openalex.org/W2745152205","https://openalex.org/W159071707"],"abstract_inverted_index":{"In":[0],"the":[1,9,13,17,32,42,49,58,61,67,70,74,77,113,150,157,175,183,192,204,207,224,231,234,238,245,250,254,261,265],"literature,":[2],"wave-pipelining":[3],"is":[4,88,130,154,180,228,258],"proposed":[5,86],"as":[6,39],"one":[7],"of":[8,16,44,54,63,69,76,185,233,237,253],"techniques":[10],"for":[11,60,66,132,212,219,260,264],"increasing":[12],"operating":[14,21],"frequency":[15],"digital":[18,108],"circuits.":[19,165,267],"Higher":[20],"frequencies":[22],"can":[23],"be":[24,172],"achieved":[25,181],"in":[26,187],"wave-pipelined":[27],"(WP)":[28],"circuits,":[29],"by":[30,90,117],"adjusting":[31],"clock":[33,36],"periods":[34],"and":[35,73,100,124,178,189,198,218],"skews":[37],"so":[38],"to":[40,82,163,171],"latch":[41],"outputs":[43],"combinational":[45],"logic":[46,251],"circuits":[47,79,114,159,168,177,200,213,240],"at":[48,182,203],"stable":[50],"periods.":[51],"Major":[52],"contributions":[53],"this":[55,179],"paper":[56],"are":[57,115,160,169,201],"proposal":[59],"use":[62],"soft-core":[64,147],"processor":[65],"automation":[68],"above":[71],"tasks,":[72],"superiority":[75,232],"WP":[78,158,176,199,239,266],"with":[80,144,214],"regard":[81],"power":[83,193,211,235],"dissipation.":[84],"The":[85,126,166],"scheme":[87],"evaluated":[89],"using":[91,95,105],"two":[92],"circuits:":[93],"filters":[94],"distributed":[96],"arithmetic":[97],"algorithm":[98],"(DAA)":[99],"a":[101],"sine":[102],"wave":[103],"generator":[104],"coordinate":[106],"rotation":[107],"computer":[109],"(CORDIC)":[110],"algorithm.":[111],"Both":[112],"studied":[116],"adopting":[118],"three":[119],"different":[120],"schemes:":[121],"wave-pipelining,":[122],"pipelining":[123],"non-pipelining.":[125],"system-on-chip":[127],"(SOC)":[128],"approach":[129],"adopted":[131],"implementation":[133,151,225],"on":[134,244,249],"Altera":[135],"field":[136],"programmable":[137],"gate":[138],"arrays":[139],"(FPGAs)":[140],"based":[141],"SOC":[142],"kits":[143],"Nios":[145],"II":[146],"processor.":[148],"From":[149,223],"results,":[152,226],"it":[153,227],"verified":[155,229],"that":[156,230],"faster":[161,173],"compared":[162],"non-pipelined":[164],"pipelined":[167,197],"found":[170],"than":[174],"cost":[184],"increase":[186],"area":[188,246],"power.":[190],"For":[191],"dissipation,":[194],"when":[195],"both":[196],"operated":[202],"same":[205],"frequency,":[206],"former":[208],"dissipates":[209],"more":[210],"higher":[215],"word":[216],"sizes":[217],"medium":[220],"taps":[221],"filters.":[222],"dissipation":[236],"depends":[241],"not":[242],"only":[243],"but":[247],"also":[248],"depth":[252],"circuit.":[255],"This":[256],"observation":[257],"made":[259],"first":[262],"time":[263]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}