{"id":"https://openalex.org/W2059674565","doi":"https://doi.org/10.1109/fpt.2007.4439225","title":"Memory Footprint Reduction for FPGA Routing Algorithms","display_name":"Memory Footprint Reduction for FPGA Routing Algorithms","publication_year":2007,"publication_date":"2007-12-01","ids":{"openalex":"https://openalex.org/W2059674565","doi":"https://doi.org/10.1109/fpt.2007.4439225","mag":"2059674565"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2007.4439225","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2007.4439225","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042976080","display_name":"Scott Y. L. Chin","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Scott Y.L. Chin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","University of British Columbia/Vancouver"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"University of British Columbia/Vancouver","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J.E. Wilton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","University of British Columbia/Vancouver"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"University of British Columbia/Vancouver","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":1.4973,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.79183209,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8176096081733704},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7278203368186951},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6958848237991333},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.6832224130630493},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6740416884422302},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5605122447013855},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.5299445390701294},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4740564525127411},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4286659359931946},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4051682949066162},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39373648166656494},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.285868376493454},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06946337223052979},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.062209129333496094}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8176096081733704},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7278203368186951},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6958848237991333},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.6832224130630493},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6740416884422302},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5605122447013855},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.5299445390701294},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4740564525127411},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4286659359931946},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4051682949066162},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39373648166656494},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.285868376493454},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06946337223052979},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.062209129333496094},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2007.4439225","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2007.4439225","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2007 International Conference on Field-Programmable Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W2048672904","https://openalex.org/W2062435236","https://openalex.org/W2067446923","https://openalex.org/W2111515250","https://openalex.org/W2116094656","https://openalex.org/W2124710458","https://openalex.org/W2157077119","https://openalex.org/W2159548253","https://openalex.org/W2275304190"],"related_works":["https://openalex.org/W4404133543","https://openalex.org/W3137434606","https://openalex.org/W4372263373","https://openalex.org/W2125264433","https://openalex.org/W4237401226","https://openalex.org/W2038054897","https://openalex.org/W4236777984","https://openalex.org/W2112457107","https://openalex.org/W2159716314","https://openalex.org/W2244179743"],"abstract_inverted_index":{"In":[0],"this":[1,33],"paper,":[2],"we":[3,54,76],"present":[4],"a":[5,20,101,112],"technique":[6],"to":[7,67,79,106],"reduce":[8,56],"the":[9,23,31,36,49,57,80,87],"run-time":[10,90],"memory":[11,69,91,102],"footprint":[12],"of":[13,22,39,48,52,59,104,116,124],"FPGA":[14,40],"routing":[15,25,81,113],"algorithms.":[16],"These":[17],"algorithms":[18],"require":[19],"representation":[21,34],"physical":[24],"resources":[26],"and":[27,85,93,95,118],"programmable":[28],"connections":[29],"on":[30,89],"device;":[32],"dominates":[35],"storage":[37],"requirements":[38],"routers.":[41],"We":[42,98],"show":[43],"that":[44,61,100],"by":[45],"taking":[46],"advantage":[47],"tile-based":[50],"nature":[51],"FPGAs,":[53],"can":[55],"amount":[58],"information":[60],"must":[62],"be":[63,109],"explicitly":[64],"represented,":[65],"leading":[66],"significant":[68],"savings.":[70],"To":[71],"make":[72],"our":[73],"proposal":[74],"concrete,":[75],"applied":[77],"it":[78],"algorithm":[82],"in":[83],"VPR":[84],"quantified":[86],"impact":[88],"footprint,":[92],"place":[94],"route":[96],"compile-time.":[97],"found":[99],"reduction":[103],"5X":[105],"13X":[107],"could":[108],"achieved":[110],"at":[111],"runtime":[114,122],"penalty":[115,123],"2.26X":[117],"an":[119],"overall":[120],"place-and-route":[121],"1.28X.":[125]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}