{"id":"https://openalex.org/W2165403115","doi":"https://doi.org/10.1109/fpt.2004.1393324","title":"Scalable structured data access by combining autonomous memory blocks","display_name":"Scalable structured data access by combining autonomous memory blocks","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2165403115","doi":"https://doi.org/10.1109/fpt.2004.1393324","mag":"2165403115"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2004.1393324","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393324","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013929131","display_name":"Wim J.C. Melis","orcid":"https://orcid.org/0000-0003-3779-8629"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"W.J.C. Melis","raw_affiliation_strings":["Department of Electrical & Electronic Engineering, Imperial College London, London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091532722","display_name":"Peter Y. K. Cheung","orcid":"https://orcid.org/0000-0002-8236-1816"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"P.Y.K. Cheung","raw_affiliation_strings":["Department of Electrical & Electronic Engineering, Imperial College London, London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"W. Luk","raw_affiliation_strings":["Department of Computing, Imperial College London, London, UK"],"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5013929131"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.23511905,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1606","issue":null,"first_page":"457","last_page":"460"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8252944350242615},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7425228953361511},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7030778527259827},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5906811952590942},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.49306246638298035},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.4525531828403473},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.44184350967407227},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44068479537963867},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4189378619194031},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.4146597385406494},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34590601921081543},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11409151554107666},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08564755320549011}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8252944350242615},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7425228953361511},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7030778527259827},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5906811952590942},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.49306246638298035},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.4525531828403473},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.44184350967407227},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44068479537963867},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4189378619194031},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.4146597385406494},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34590601921081543},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11409151554107666},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08564755320549011}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2004.1393324","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393324","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1844196546","https://openalex.org/W2073933388","https://openalex.org/W2074027935","https://openalex.org/W2104449965","https://openalex.org/W2136826080","https://openalex.org/W3020946412","https://openalex.org/W6669146369"],"related_works":["https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2128223750","https://openalex.org/W4238532390","https://openalex.org/W2188872161","https://openalex.org/W2913952975","https://openalex.org/W2545901417","https://openalex.org/W2624257274","https://openalex.org/W2549755772"],"abstract_inverted_index":{"Many":[0],"hardware":[1,47],"designs,":[2],"especially":[3],"those":[4],"for":[5,27,92,106],"signal":[6],"and":[7,18,32,89,96,117],"image":[8],"processing,":[9],"involve":[10],"structured":[11,29],"data":[12,30,75],"access":[13],"such":[14,28],"as":[15,25,41,50],"queues,":[16],"stacks":[17],"stripes.":[19],"This":[20],"work":[21],"presents":[22],"parametric":[23],"descriptions":[24],"abstractions":[26,36],"access,":[31,76],"explains":[33],"how":[34],"these":[35],"can":[37,112],"be":[38,113],"supported":[39],"either":[40],"FPGA":[42,94,123],"libraries":[43,95,124],"targeting":[44],"existing":[45],"reconfigurable":[46],"devices,":[48],"or":[49],"dedicated":[51,97,110],"logic":[52,65,98],"implementations":[53,99],"forming":[54],"autonomous":[55],"memory":[56],"blocks":[57],"(AMBs).":[58],"Scalable":[59],"architectures":[60],"combining":[61],"the":[62,109,122,126],"address":[63],"generation":[64],"in":[66],"AMBs":[67,111],"together":[68],"to":[69],"provide":[70],"larger":[71],"storage":[72],"with":[73,87],"parallel":[74],"are":[77],"also":[78],"examined.":[79],"The":[80],"effectiveness":[81],"of":[82,100],"this":[83],"approach":[84],"is":[85,103],"illustrated":[86],"size":[88],"performance":[90],"estimates":[91],"our":[93],"AMBs.":[101],"It":[102],"shown":[104],"that":[105],"two-dimensional":[107],"filtering,":[108],"7":[114],"times":[115,119],"smaller":[116],"5":[118],"faster":[120],"than":[121],"performing":[125],"same":[127],"function.":[128]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}