{"id":"https://openalex.org/W2110204035","doi":"https://doi.org/10.1109/fpt.2004.1393314","title":"Memory specification for reconfigurable computing synthesis tools","display_name":"Memory specification for reconfigurable computing synthesis tools","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2110204035","doi":"https://doi.org/10.1109/fpt.2004.1393314","mag":"2110204035"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2004.1393314","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393314","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024664385","display_name":"Jingling Xue","orcid":"https://orcid.org/0000-0003-0380-3506"},"institutions":[{"id":"https://openalex.org/I160993911","display_name":"Queensland University of Technology","ror":"https://ror.org/03pnv4752","country_code":"AU","type":"education","lineage":["https://openalex.org/I160993911"]},{"id":"https://openalex.org/I165143802","display_name":"University of Queensland","ror":"https://ror.org/00rqy9422","country_code":"AU","type":"education","lineage":["https://openalex.org/I165143802"]}],"countries":["AU"],"is_corresponding":true,"raw_author_name":"J. Xue","raw_affiliation_strings":["School of Information Technology and Electrical Engineering, University of Queensland, Brisbane, Australia","Sch. of Inf. Technol. & Electr. Eng., Queensland Univ., Brisbane, Qld, Australia"],"affiliations":[{"raw_affiliation_string":"School of Information Technology and Electrical Engineering, University of Queensland, Brisbane, Australia","institution_ids":["https://openalex.org/I160993911","https://openalex.org/I165143802"]},{"raw_affiliation_string":"Sch. of Inf. Technol. & Electr. Eng., Queensland Univ., Brisbane, Qld, Australia","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113648718","display_name":"P. Sutton","orcid":null},"institutions":[{"id":"https://openalex.org/I165143802","display_name":"University of Queensland","ror":"https://ror.org/00rqy9422","country_code":"AU","type":"education","lineage":["https://openalex.org/I165143802"]},{"id":"https://openalex.org/I160993911","display_name":"Queensland University of Technology","ror":"https://ror.org/03pnv4752","country_code":"AU","type":"education","lineage":["https://openalex.org/I160993911"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"P. Sutton","raw_affiliation_strings":["School of Information Technology and Electrical Engineering, University of Queensland, Brisbane, Australia","Sch. of Inf. Technol. & Electr. Eng., Queensland Univ., Brisbane, Qld, Australia"],"affiliations":[{"raw_affiliation_string":"School of Information Technology and Electrical Engineering, University of Queensland, Brisbane, Australia","institution_ids":["https://openalex.org/I160993911","https://openalex.org/I165143802"]},{"raw_affiliation_string":"Sch. of Inf. Technol. & Electr. Eng., Queensland Univ., Brisbane, Qld, Australia","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5024664385"],"corresponding_institution_ids":["https://openalex.org/I160993911","https://openalex.org/I165143802"],"apc_list":null,"apc_paid":null,"fwci":0.2638,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59915568,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"148","issue":null,"first_page":"417","last_page":"420"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8192416429519653},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.7428935766220093},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5551507472991943},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5463687181472778},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.48175811767578125},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.45535707473754883},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4338519275188446},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.41356849670410156},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3461315333843231},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3101125955581665},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1903899610042572},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1839604377746582},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1607091724872589},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.10381096601486206}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8192416429519653},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.7428935766220093},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5551507472991943},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5463687181472778},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.48175811767578125},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.45535707473754883},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4338519275188446},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.41356849670410156},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3461315333843231},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3101125955581665},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1903899610042572},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1839604377746582},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1607091724872589},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.10381096601486206},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpt.2004.1393314","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393314","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"},{"id":"pmh:oai:espace.library.uq.edu.au:UQ:100616","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306402388","display_name":"Queensland's institutional digital repository (The University of Queensland)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I165143802","host_organization_name":"The University of Queensland","host_organization_lineage":["https://openalex.org/I165143802"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W40192171","https://openalex.org/W1994115836","https://openalex.org/W2029779044","https://openalex.org/W2103722680","https://openalex.org/W2107014077","https://openalex.org/W2108827214","https://openalex.org/W2112432448","https://openalex.org/W2120961842","https://openalex.org/W2122128838","https://openalex.org/W2123183104","https://openalex.org/W2128544270","https://openalex.org/W2142722502","https://openalex.org/W3145997180","https://openalex.org/W4240179936"],"related_works":["https://openalex.org/W2334181344","https://openalex.org/W2558276258","https://openalex.org/W2401095501","https://openalex.org/W2269990635","https://openalex.org/W2543290882","https://openalex.org/W3013057549","https://openalex.org/W2362277122","https://openalex.org/W1980040075","https://openalex.org/W1490270176","https://openalex.org/W1604320855"],"abstract_inverted_index":{"To":[0],"assist":[1],"with":[2],"the":[3,9,62,85],"automatic":[4],"synthesis":[5,38,58],"and":[6,35,48,95],"optimisation":[7],"of":[8,31,102],"memory":[10,21,33,63,76,104],"interface":[11,86,94],"in":[12,40],"a":[13,20,29,37,51,57,92,99],"reconfigurable":[14],"system,":[15],"it":[16],"is":[17,87],"proposed":[18],"that":[19,26,55],"specification":[22,77],"language":[23,78],"be":[24],"developed":[25],"caters":[27],"for":[28],"range":[30,101],"common":[32],"architectures":[34],"informs":[36],"tool":[39,59],"making":[41],"decisions":[42],"on":[43,70],"issues":[44],"such":[45],"as":[46,84,89],"partitioning":[47],"scheduling.":[49],"Such":[50],"modified":[52],"design":[53,73],"flow":[54],"allows":[56],"to":[60,68],"manage":[61],"interfacing":[64],"will":[65],"allow":[66],"designers":[67],"concentrate":[69],"higher":[71],"level":[72],"issues.":[74],"A":[75],"approach":[79],"differs":[80],"from":[81],"other":[82],"approaches":[83],"not":[88],"constrained":[90],"by":[91],"generic":[93],"more":[96],"easily":[97],"provides":[98],"wider":[100],"supported":[103],"systems.":[105]},"counts_by_year":[],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}