{"id":"https://openalex.org/W2109445893","doi":"https://doi.org/10.1109/fpt.2004.1393313","title":"Study on column wise design compaction for reconfigurable systems","display_name":"Study on column wise design compaction for reconfigurable systems","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2109445893","doi":"https://doi.org/10.1109/fpt.2004.1393313","mag":"2109445893"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2004.1393313","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393313","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030056981","display_name":"Heiko Kalte","orcid":null},"institutions":[{"id":"https://openalex.org/I177877127","display_name":"University of Western Australia","ror":"https://ror.org/047272k79","country_code":"AU","type":"education","lineage":["https://openalex.org/I177877127"]}],"countries":["AU"],"is_corresponding":true,"raw_author_name":"H. Kalte","raw_affiliation_strings":["University of Western Australia, School of Computer Science & Software Engineering, Crawley, WA, Australia"],"affiliations":[{"raw_affiliation_string":"University of Western Australia, School of Computer Science & Software Engineering, Crawley, WA, Australia","institution_ids":["https://openalex.org/I177877127"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040034332","display_name":"G. Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I177877127","display_name":"University of Western Australia","ror":"https://ror.org/047272k79","country_code":"AU","type":"education","lineage":["https://openalex.org/I177877127"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"G. Lee","raw_affiliation_strings":["University of Western Australia, School of Computer Science & Software Engineering, Crawley, WA, Australia"],"affiliations":[{"raw_affiliation_string":"University of Western Australia, School of Computer Science & Software Engineering, Crawley, WA, Australia","institution_ids":["https://openalex.org/I177877127"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028498307","display_name":"Mario Porrmann","orcid":"https://orcid.org/0000-0003-1005-5753"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Porrmann","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5043372144","display_name":"Ulrich R\u00fcckert","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"U. Ruckert","raw_affiliation_strings":["System and Circuit Technology, University of Paderborn, Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"System and Circuit Technology, University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5030056981"],"corresponding_institution_ids":["https://openalex.org/I177877127"],"apc_list":null,"apc_paid":null,"fwci":1.5828,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.84091845,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"290","issue":null,"first_page":"413","last_page":"416"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8855269551277161},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8566070795059204},{"id":"https://openalex.org/keywords/column","display_name":"Column (typography)","score":0.7359123229980469},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6945205926895142},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6094923615455627},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4763867259025574},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4620823860168457},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4208489954471588},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38557979464530945},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3691469728946686},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3354529142379761}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8855269551277161},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8566070795059204},{"id":"https://openalex.org/C2780551164","wikidata":"https://www.wikidata.org/wiki/Q2306599","display_name":"Column (typography)","level":3,"score":0.7359123229980469},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6945205926895142},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6094923615455627},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4763867259025574},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4620823860168457},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4208489954471588},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38557979464530945},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3691469728946686},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3354529142379761},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpt.2004.1393313","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393313","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"},{"id":"pmh:oai:pub.librecat.org:2286233","is_oa":false,"landing_page_url":"https://pub.uni-bielefeld.de/record/2286233","pdf_url":null,"source":{"id":"https://openalex.org/S4306401671","display_name":"PUB \u2013 Publications at Bielefeld University (Bielefeld University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I20121455","host_organization_name":"Bielefeld University","host_organization_lineage":["https://openalex.org/I20121455"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Kalte H, Lee G, Porrmann M, R\u00fcckert U. Study on column wise design compaction for reconfigurable systems. In:  <em>Field-Programmable Technology, 2004. Proceedings. 2004 IEEE International Conference on</em>. 2004: 413-416.","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W186640888","https://openalex.org/W1485453220","https://openalex.org/W1528410398","https://openalex.org/W1562700712","https://openalex.org/W1792849551","https://openalex.org/W4285719527","https://openalex.org/W6629039227","https://openalex.org/W6631470888","https://openalex.org/W6633814025"],"related_works":["https://openalex.org/W2204754129","https://openalex.org/W4322751528","https://openalex.org/W2759209791","https://openalex.org/W2274261625","https://openalex.org/W2543970970","https://openalex.org/W2340647897","https://openalex.org/W2034458695","https://openalex.org/W1569711686","https://openalex.org/W1541284233","https://openalex.org/W2129154773"],"abstract_inverted_index":{"Some":[0],"of":[1,34,64,85],"currently":[2],"available":[3],"field":[4],"programmable":[5],"gate":[6],"arrays":[7],"(FPGAs)":[8],"can":[9,23],"be":[10,24,71],"reconfigured":[11],"partially,":[12],"which":[13],"makes":[14],"it":[15],"possible":[16],"to":[17,26,70],"build":[18],"up":[19],"dynamic":[20,42],"systems":[21],"that":[22,81],"adapted":[25],"changing":[27],"demands":[28],"during":[29],"runtime.":[30],"One":[31],"basic":[32],"aspect":[33],"such":[35],"a":[36,57,61,78,86],"system":[37],"is":[38],"the":[39,41,48,83,92],"way":[40],"hardware":[43],"modules":[44,68],"are":[45],"placed":[46],"on":[47,91],"FPGA.":[49],"As":[50],"most":[51],"FPGAs":[52],"offer":[53],"partial":[54],"reconfiguration":[55],"in":[56],"column":[58,65,87],"wise":[59,66,88],"manner,":[60],"1D":[62],"placement":[63],"implemented":[67],"seems":[69],"promising.":[72],"Within":[73],"This":[74],"work":[75],"we":[76],"present":[77],"design":[79],"study":[80],"determines":[82],"effects":[84],"module":[89],"implementation":[90],"resulting":[93],"frequency":[94],"and":[95],"power":[96],"consumption.":[97]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":6}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}