{"id":"https://openalex.org/W2116417357","doi":"https://doi.org/10.1109/fpt.2004.1393307","title":"Retiming aware clustering for sequential circuits","display_name":"Retiming aware clustering for sequential circuits","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2116417357","doi":"https://doi.org/10.1109/fpt.2004.1393307","mag":"2116417357"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2004.1393307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069832936","display_name":"Mehrdad Eslami Dehkordi","orcid":"https://orcid.org/0000-0001-7663-4059"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"M.E. Dehkordi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102840804","display_name":"Stephen D. Brown","orcid":"https://orcid.org/0009-0009-8329-1504"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"S.D. Brown","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5069832936"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18229303,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"391","last_page":"394"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.9686020612716675},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7717037200927734},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7637977600097656},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.7440471053123474},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6184285283088684},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.603390634059906},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5929737091064453},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5666429996490479},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5551264882087708},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5475261807441711},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4603099822998047},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.444061815738678},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3953951895236969},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21419066190719604},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11069604754447937},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10992977023124695}],"concepts":[{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.9686020612716675},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7717037200927734},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7637977600097656},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.7440471053123474},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6184285283088684},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.603390634059906},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5929737091064453},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5666429996490479},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5551264882087708},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5475261807441711},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4603099822998047},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.444061815738678},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3953951895236969},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21419066190719604},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11069604754447937},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10992977023124695},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2004.1393307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1988118342","https://openalex.org/W2030287398","https://openalex.org/W2087656024","https://openalex.org/W2104066908","https://openalex.org/W2112236015","https://openalex.org/W2131712994","https://openalex.org/W2157661053"],"related_works":["https://openalex.org/W4248668797","https://openalex.org/W2111485030","https://openalex.org/W4250455229","https://openalex.org/W2062802485","https://openalex.org/W2169017341","https://openalex.org/W2155487883","https://openalex.org/W1984491986","https://openalex.org/W4239300123","https://openalex.org/W2059422871","https://openalex.org/W1966764473"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3],"simultaneous":[4],"sequential":[5],"retiming":[6],"and":[7,27],"clustering":[8,85],"algorithm":[9,17,65],"for":[10],"delay":[11],"minimization":[12],"applicable":[13],"to":[14,29,44],"FPGAs.":[15],"The":[16],"is":[18,42,81],"based":[19],"on":[20,53,70],"Pan":[21],"et":[22],"al.(1998)":[23],"with":[24,76],"several":[25],"modifications":[26],"enhancements":[28],"improve":[30],"the":[31,34,46,54,68,77],"performance":[32],"of":[33,48],"final":[35],"clustered":[36],"circuits.":[37],"A":[38],"duplication":[39],"control":[40],"strategy":[41],"used":[43,82],"reduce":[45],"amount":[47],"node":[49],"duplication.":[50],"Experimental":[51],"results":[52],"biggest":[55],"MCNC":[56],"benchmark":[57],"circuits":[58],"using":[59],"Altera's":[60],"Quartus":[61,80],"show":[62],"that":[63],"our":[64,84],"can":[66],"increase":[67],"performance,":[69],"average,":[71],"by":[72],"almost":[73],"22%":[74],"compared":[75],"case":[78],"when":[79],"without":[83],"information.":[86]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}