{"id":"https://openalex.org/W2117627024","doi":"https://doi.org/10.1109/fpt.2004.1393303","title":"A rapid prototyping framework for audio signal processing algorithms","display_name":"A rapid prototyping framework for audio signal processing algorithms","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2117627024","doi":"https://doi.org/10.1109/fpt.2004.1393303","mag":"2117627024"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2004.1393303","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393303","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063607425","display_name":"N. VoB","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"N. VoB","raw_affiliation_strings":["Faculty of Computer Science, University of Puderbom, Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"Faculty of Computer Science, University of Puderbom, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009713667","display_name":"Thomas Eisenbach","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"T. Eisenbach","raw_affiliation_strings":["Faculty of Computer Science, University of Puderbom, Paderborn, Germany","GET Lab, Electrical Engineering and Mathematics, University of Paderborn, Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"Faculty of Computer Science, University of Puderbom, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"GET Lab, Electrical Engineering and Mathematics, University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071134167","display_name":"B\u00e4rbel Mertsching","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"B. Mertsching","raw_affiliation_strings":["Faculty of Computer Science, University of Puderbom, Paderborn, Germany","GET Lab, Electrical Engineering and Mathematics, University of Paderborn, Paderborn, Germany"],"affiliations":[{"raw_affiliation_string":"Faculty of Computer Science, University of Puderbom, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]},{"raw_affiliation_string":"GET Lab, Electrical Engineering and Mathematics, University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5063607425"],"corresponding_institution_ids":["https://openalex.org/I206945453"],"apc_list":null,"apc_paid":null,"fwci":0.2578,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59215561,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"88","issue":null,"first_page":"375","last_page":"378"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8158304691314697},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5890920162200928},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5802428722381592},{"id":"https://openalex.org/keywords/audio-signal-processing","display_name":"Audio signal processing","score":0.5531109571456909},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5272806286811829},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.503358781337738},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.4890900254249573},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.48670127987861633},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.47126007080078125},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.44108396768569946},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.43097952008247375},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41758573055267334},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3453141748905182},{"id":"https://openalex.org/keywords/audio-signal","display_name":"Audio signal","score":0.2861727476119995},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17296302318572998}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8158304691314697},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5890920162200928},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5802428722381592},{"id":"https://openalex.org/C127220857","wikidata":"https://www.wikidata.org/wiki/Q2719318","display_name":"Audio signal processing","level":4,"score":0.5531109571456909},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5272806286811829},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.503358781337738},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.4890900254249573},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.48670127987861633},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.47126007080078125},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.44108396768569946},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.43097952008247375},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41758573055267334},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3453141748905182},{"id":"https://openalex.org/C64922751","wikidata":"https://www.wikidata.org/wiki/Q4650799","display_name":"Audio signal","level":3,"score":0.2861727476119995},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17296302318572998},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2004.1393303","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393303","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1564614631","https://openalex.org/W1687089858","https://openalex.org/W2142463153","https://openalex.org/W2154203814","https://openalex.org/W4232897956","https://openalex.org/W4243893337","https://openalex.org/W6633612816","https://openalex.org/W6682334578"],"related_works":["https://openalex.org/W4210376836","https://openalex.org/W2384323730","https://openalex.org/W4210925376","https://openalex.org/W1973240476","https://openalex.org/W1633995705","https://openalex.org/W2596211269","https://openalex.org/W4232397253","https://openalex.org/W4235913033","https://openalex.org/W2360384790","https://openalex.org/W1984096559"],"abstract_inverted_index":{"We":[0,72],"present":[1],"a":[2,19,23,68,113],"rapid-prototyping":[3],"environment":[4,16],"for":[5,76,116],"functional":[6],"verification":[7],"and":[8,25,36,40,47,66,79,88],"test":[9,80,89],"of":[10,18,62,81,90,112,119],"digital":[11],"signal":[12,83,123],"processing":[13,84,124],"algorithms.":[14],"The":[15,86,107],"consists":[17],"Virtex-ll":[20],"device":[21],"on":[22,126],"PCI-card":[24],"an":[26,97],"appropriate":[27],"generic":[28],"software":[29,114],"backend":[30],"which":[31],"is":[32,54,94,110],"used":[33],"to":[34,41,44,56,65],"pre-":[35],"post-process":[37],"the":[38,45,49,74,77,91,105],"data":[39],"transfer":[42],"it":[43],"FPGA":[46],"pull":[48],"results":[50],"from":[51,67],"it.":[52],"It":[53],"designed":[55],"meet":[57],"real-time":[58],"requirements":[59],"by":[60],"means":[61],"interleaving":[63],"block-transfers":[64],"large":[69],"on-board":[70],"memory.":[71],"use":[73],"system":[75,109],"development":[78,118],"audio":[82,122],"applications.":[85],"implementation":[87],"gammatone-resynthesis":[92],"algorithm":[93,99],"described":[95],"as":[96],"exemplary":[98],"that":[100],"has":[101],"been":[102],"tested":[103],"within":[104],"environment.":[106],"presented":[108],"part":[111],"framework":[115],"rapid":[117],"power":[120],"optimized":[121],"applications":[125],"behavioral":[127],"level":[128],"using":[129],"library":[130],"elements.":[131]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}