{"id":"https://openalex.org/W2170783282","doi":"https://doi.org/10.1109/fpt.2004.1393297","title":"An approach to realize time-sharing of flip-flops in time-multiplexed FPGAs","display_name":"An approach to realize time-sharing of flip-flops in time-multiplexed FPGAs","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2170783282","doi":"https://doi.org/10.1109/fpt.2004.1393297","mag":"2170783282"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2004.1393297","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393297","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070815655","display_name":"Mohammad A. U. Khan","orcid":"https://orcid.org/0000-0003-2640-3986"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"A. Khan","raw_affiliation_strings":["Graduate School of Engineering, University of Tohoku, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025462434","display_name":"Naoto Miyamoto","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Miyamoto","raw_affiliation_strings":["Graduate School of Engineering, University of Tohoku, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108699952","display_name":"Takenao Ohkawa","orcid":"https://orcid.org/0000-0002-5745-0956"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Ohkawa","raw_affiliation_strings":["Graduate School of Engineering, University of Tohoku, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046442312","display_name":"Amir Jamak","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"A. Jamak","raw_affiliation_strings":["Graduate School of Engineering, University of Tohoku, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066791047","display_name":"Saeko Kita","orcid":"https://orcid.org/0000-0002-1799-1088"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"S. Kita","raw_affiliation_strings":["Graduate School of Engineering, University of Tohoku, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101569986","display_name":"Koji Kotani","orcid":"https://orcid.org/0000-0003-4395-9978"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"K. Kotani","raw_affiliation_strings":["Graduate School of Engineering, University of Tohoku, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110826182","display_name":"T. Ohmi","orcid":null},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Ohmi","raw_affiliation_strings":["New Industry Creation Hatchery Center, University of Tohoku, Sendai, Japan"],"affiliations":[{"raw_affiliation_string":"New Industry Creation Hatchery Center, University of Tohoku, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5070815655"],"corresponding_institution_ids":["https://openalex.org/I201537933"],"apc_list":null,"apc_paid":null,"fwci":0.2578,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62106718,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"351","last_page":"354"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7913275957107544},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.7276308536529541},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.6674747467041016},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6626451015472412},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5870375633239746},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.5284837484359741},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.45218509435653687},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4384470582008362},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39234864711761475},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.34363529086112976},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32358860969543457},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32319319248199463},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17406192421913147},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12931710481643677},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10747048258781433},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10683414340019226}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7913275957107544},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.7276308536529541},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.6674747467041016},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6626451015472412},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5870375633239746},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.5284837484359741},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.45218509435653687},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4384470582008362},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39234864711761475},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.34363529086112976},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32358860969543457},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32319319248199463},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17406192421913147},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12931710481643677},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10747048258781433},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10683414340019226},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2004.1393297","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393297","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1526797733","https://openalex.org/W2038084901","https://openalex.org/W2038293309","https://openalex.org/W2082222980","https://openalex.org/W2103504740","https://openalex.org/W2115512913","https://openalex.org/W2152406824","https://openalex.org/W2155814884","https://openalex.org/W2466591189","https://openalex.org/W4205355374"],"related_works":["https://openalex.org/W1965850601","https://openalex.org/W2978427427","https://openalex.org/W2746929098","https://openalex.org/W4296473373","https://openalex.org/W2542280163","https://openalex.org/W2059422871","https://openalex.org/W1976440785","https://openalex.org/W2810170748","https://openalex.org/W2540085505","https://openalex.org/W2533122910"],"abstract_inverted_index":{"This":[0],"work":[1],"introduces":[2],"a":[3,79,131],"new":[4,132,139],"approach":[5,101,140],"to":[6,16,56,60],"realize":[7,85],"timesharing":[8,86],"of":[9,47,70,87,99,114],"flip-flops":[10,88],"in":[11,20,111],"time-multiplexed":[12,21],"FPGAs.":[13],"In":[14],"order":[15],"implement":[17],"large":[18,45],"circuits":[19],"FPGAs,":[22],"it":[23],"is":[24],"important":[25],"that":[26,73,82,97],"flip-flops,":[27],"as":[28,30],"well":[29],"combinational":[31],"logics,":[32],"must":[33],"be":[34,75,119],"time-shared":[35],"efficiently.":[36],"To":[37],"handle":[38],"sequential":[39],"circuits,":[40],"previous":[41],"works":[42],"either":[43],"required":[44],"amount":[46,113],"communication":[48,115,134],"between":[49,116],"sub-circuits":[50,117],"or":[51],"caused":[52],"storage":[53,105],"overhead":[54,106],"due":[55],"buffer":[57],"usage,":[58],"resulting":[59],"complicated":[61],"placing":[62],"and":[63,66,129,136],"routing":[64],"tasks":[65],"limiting":[67],"the":[68,108,112],"size":[69],"target":[71],"circuit":[72],"can":[74,83,102,118],"implemented.":[76],"We":[77,125],"propose":[78],"simple":[80],"algorithm":[81],"efficiently":[84],"by":[89],"refining":[90],"an":[91],"initial":[92],"partitioning.":[93],"Experimental":[94],"results":[95],"show":[96],"implementation":[98],"our":[100,138],"eliminate":[103],"all":[104],"while":[107],"resultant":[109],"change":[110],"kept":[120],"less":[121],"than":[122],"/spl":[123],"plusmn/4%.":[124],"have":[126],"also":[127],"designed":[128],"fabricated":[130],"temporal":[133],"module,":[135],"implemented":[137],"on":[141],"it.":[142]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}