{"id":"https://openalex.org/W2140390573","doi":"https://doi.org/10.1109/fpt.2004.1393288","title":"An adaptive Viterbi decoder based on FPGA dynamic reconfiguration technology","display_name":"An adaptive Viterbi decoder based on FPGA dynamic reconfiguration technology","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2140390573","doi":"https://doi.org/10.1109/fpt.2004.1393288","mag":"2140390573"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2004.1393288","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393288","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032899614","display_name":"Qin Xiang-ju","orcid":null},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Qin Xiang-Ju","raw_affiliation_strings":["College of Information Engineering, Shenzhen University, China"],"affiliations":[{"raw_affiliation_string":"College of Information Engineering, Shenzhen University, China","institution_ids":["https://openalex.org/I180726961"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Zhu Ming-Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhu Ming-Cheng","raw_affiliation_strings":["College of Information Engineering, Shenzhen University, China"],"affiliations":[{"raw_affiliation_string":"College of Information Engineering, Shenzhen University, China","institution_ids":["https://openalex.org/I180726961"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014208617","display_name":"Wei Zhong-yi","orcid":null},"institutions":[{"id":"https://openalex.org/I110440473","display_name":"Xi'an University of Science and Technology","ror":"https://ror.org/046fkpt18","country_code":"CN","type":"education","lineage":["https://openalex.org/I110440473"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Zhong-Yi","raw_affiliation_strings":["Xi'an Institute of Technology and Engineering Science, China"],"affiliations":[{"raw_affiliation_string":"Xi'an Institute of Technology and Engineering Science, China","institution_ids":["https://openalex.org/I110440473"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100735333","display_name":"Chao\u2010Hai Du","orcid":"https://orcid.org/0000-0001-7970-9204"},"institutions":[{"id":"https://openalex.org/I180726961","display_name":"Shenzhen University","ror":"https://ror.org/01vy4gh70","country_code":"CN","type":"education","lineage":["https://openalex.org/I180726961"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chao Du","raw_affiliation_strings":["College of Information Engineering, Shenzhen University, China"],"affiliations":[{"raw_affiliation_string":"College of Information Engineering, Shenzhen University, China","institution_ids":["https://openalex.org/I180726961"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5032899614"],"corresponding_institution_ids":["https://openalex.org/I180726961"],"apc_list":null,"apc_paid":null,"fwci":0.7258,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.75677674,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"315","last_page":"318"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/viterbi-decoder","display_name":"Viterbi decoder","score":0.9117976427078247},{"id":"https://openalex.org/keywords/soft-output-viterbi-algorithm","display_name":"Soft output Viterbi algorithm","score":0.8945553302764893},{"id":"https://openalex.org/keywords/viterbi-algorithm","display_name":"Viterbi algorithm","score":0.8340933322906494},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8218784332275391},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7966364622116089},{"id":"https://openalex.org/keywords/soft-decision-decoder","display_name":"Soft-decision decoder","score":0.7581198215484619},{"id":"https://openalex.org/keywords/iterative-viterbi-decoding","display_name":"Iterative Viterbi decoding","score":0.744732141494751},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6308368444442749},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.4873102903366089},{"id":"https://openalex.org/keywords/sequential-decoding","display_name":"Sequential decoding","score":0.4460248053073883},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.44175320863723755},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4257833659648895},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3756601810455322},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3550349175930023},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2638055086135864},{"id":"https://openalex.org/keywords/block-code","display_name":"Block code","score":0.05759891867637634}],"concepts":[{"id":"https://openalex.org/C117379686","wikidata":"https://www.wikidata.org/wiki/Q6996459","display_name":"Viterbi decoder","level":3,"score":0.9117976427078247},{"id":"https://openalex.org/C130319729","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Soft output Viterbi algorithm","level":5,"score":0.8945553302764893},{"id":"https://openalex.org/C60582962","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Viterbi algorithm","level":3,"score":0.8340933322906494},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8218784332275391},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7966364622116089},{"id":"https://openalex.org/C185588885","wikidata":"https://www.wikidata.org/wiki/Q7553811","display_name":"Soft-decision decoder","level":3,"score":0.7581198215484619},{"id":"https://openalex.org/C113638808","wikidata":"https://www.wikidata.org/wiki/Q6094410","display_name":"Iterative Viterbi decoding","level":5,"score":0.744732141494751},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6308368444442749},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.4873102903366089},{"id":"https://openalex.org/C193969084","wikidata":"https://www.wikidata.org/wiki/Q7452500","display_name":"Sequential decoding","level":4,"score":0.4460248053073883},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.44175320863723755},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4257833659648895},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3756601810455322},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3550349175930023},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2638055086135864},{"id":"https://openalex.org/C157125643","wikidata":"https://www.wikidata.org/wiki/Q884707","display_name":"Block code","level":3,"score":0.05759891867637634}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2004.1393288","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393288","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1949954830","https://openalex.org/W1972786901","https://openalex.org/W2061514904","https://openalex.org/W2108684186","https://openalex.org/W2135535738","https://openalex.org/W2136126821"],"related_works":["https://openalex.org/W2375912048","https://openalex.org/W1915619113","https://openalex.org/W2133857928","https://openalex.org/W2783469447","https://openalex.org/W2790444905","https://openalex.org/W2374292458","https://openalex.org/W2025673760","https://openalex.org/W4247279932","https://openalex.org/W2007227294","https://openalex.org/W1843778016"],"abstract_inverted_index":{"The":[0],"Viterbi":[1,33,37,103,108,124],"algorithm":[2,8,38],"is":[3,119],"the":[4,18,24,44,53,66,69,86],"most":[5],"popular":[6],"decoding":[7],"in":[9,17,75,113],"communication":[10],"systems,":[11],"but":[12],"its":[13],"hardware":[14,128],"complexity":[15],"increases":[16],"order":[19],"of":[20,43,55,68,85,101],"2/sup":[21],"k/":[22],"with":[23,106],"constraint":[25],"length":[26],"K.":[27],"This":[28],"work":[29],"proposed":[30],"an":[31],"improved":[32],"algorithm,":[34],"called":[35],"adaptive":[36,102,123],"(AVA),":[39],"only":[40],"keeping":[41],"some":[42],"best":[45],"or":[46],"most-likely":[47],"states,":[48],"so":[49],"as":[50],"to":[51,77,98],"reduce":[52],"amount":[54],"computations":[56],"and":[57,82],"storage":[58],"memories":[59],"needed.":[60],"Using":[61],"run-time":[62],"dynamic":[63,92],"reconfiguration":[64,93],"technology,":[65],"parameters":[67],"decoder":[70,87,109,125],"can":[71,95,126],"be":[72,96],"dynamically":[73],"reconfigured":[74],"response":[76],"channel":[78],"noise.":[79],"Simulation":[80],"results":[81],"careful":[83],"analysis":[84],"stucture":[88],"demonstrate":[89],"that":[90,110,122],"total":[91],"technology":[94],"used":[97],"improve":[99],"performance":[100],"decoder.":[104],"Comparison":[105],"one":[107],"has":[111],"implemented":[112],"Xilinx":[114],"FPGA":[115],"by":[116,130],"us,":[117],"it":[118],"also":[120],"shown":[121],"save":[127],"resources":[129],"20%.":[131]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-16T08:26:57.006410","created_date":"2025-10-10T00:00:00"}