{"id":"https://openalex.org/W2170796588","doi":"https://doi.org/10.1109/fpt.2004.1393286","title":"An FPGA based prototyping platform for imager-on-chip applications","display_name":"An FPGA based prototyping platform for imager-on-chip applications","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2170796588","doi":"https://doi.org/10.1109/fpt.2004.1393286","mag":"2170796588"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2004.1393286","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393286","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024993150","display_name":"Cade C. Wells","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"C.C. Wells","raw_affiliation_strings":["Institute for System Level Integration, UK"],"affiliations":[{"raw_affiliation_string":"Institute for System Level Integration, UK","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108243965","display_name":"E. N. Duncan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"E. Duncan","raw_affiliation_strings":["STMicroelectronics, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108527490","display_name":"D. Renshaw","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"D. Renshaw","raw_affiliation_strings":["University of Edinburgh, UK"],"affiliations":[{"raw_affiliation_string":"University of Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5024993150"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0671,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.80477723,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"307","last_page":"310"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12389","display_name":"Infrared Target Detection Methodologies","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.8336241245269775},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7906825542449951},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7890065908432007},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7062867879867554},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.550310492515564},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5284157991409302},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.5196765065193176},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.47717657685279846},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.475668340921402},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.46410855650901794},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4554857313632965},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4441084563732147},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4375230669975281},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.21297132968902588},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1556929051876068},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12511220574378967}],"concepts":[{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.8336241245269775},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7906825542449951},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7890065908432007},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7062867879867554},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.550310492515564},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5284157991409302},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.5196765065193176},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.47717657685279846},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.475668340921402},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.46410855650901794},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4554857313632965},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4441084563732147},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4375230669975281},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.21297132968902588},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1556929051876068},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12511220574378967},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2004.1393286","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393286","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1620207222","https://openalex.org/W1981800045","https://openalex.org/W1996893417","https://openalex.org/W2108614512"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2082487009","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W272033699","https://openalex.org/W1692883217","https://openalex.org/W2406926880"],"abstract_inverted_index":{"This":[0],"work":[1],"describes":[2],"the":[3,15,24,36,55,64],"development":[4,17],"of":[5,18,26,34,59],"an":[6],"existing":[7],"multi-chip":[8],"architecture":[9],"into":[10],"a":[11],"hardware":[12],"platform":[13],"for":[14],"rapid":[16],"real-time":[19],"imager-on-chip":[20],"applications.":[21],"It":[22],"exploits":[23],"capability":[25],"FPGAs":[27],"to":[28],"develop":[29],"extendable":[30],"coprocessor":[31],"architectures":[32],"capable":[33],"relieving":[35],"main":[37],"processor":[38],"from":[39,63],"compute":[40],"intensive":[41],"image":[42,66],"processing":[43,61,67],"and":[44,57],"machine":[45],"vision":[46],"tasks.":[47],"A":[48],"simple":[49],"illustrative":[50],"example":[51],"is":[52],"provided,":[53],"demonstrating":[54],"implementation":[56],"use":[58],"several":[60],"functions":[62],"supplied":[65],"IP":[68],"block":[69],"library.":[70]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}