{"id":"https://openalex.org/W2152227858","doi":"https://doi.org/10.1109/fpt.2004.1393283","title":"FPGA implementation of hierarchical memory architecture for network processors","display_name":"FPGA implementation of hierarchical memory architecture for network processors","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2152227858","doi":"https://doi.org/10.1109/fpt.2004.1393283","mag":"2152227858"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2004.1393283","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393283","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018967396","display_name":"Zhen Liu","orcid":"https://orcid.org/0000-0003-2723-2437"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhen Liu","raw_affiliation_strings":["Department of Computer Science, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101619839","display_name":"Kai Zheng","orcid":"https://orcid.org/0000-0003-1996-1699"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kai Zheng","raw_affiliation_strings":["Department of Computer Science, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100395525","display_name":"Bin Liu","orcid":"https://orcid.org/0000-0002-7971-3841"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bin Liu","raw_affiliation_strings":["Department of Computer Science, Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5018967396"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.7734,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.75403912,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"4","issue":null,"first_page":"295","last_page":"298"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8459172248840332},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5993713140487671},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.5778797268867493},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5718926787376404},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5464663505554199},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5432717204093933},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5418902039527893},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.527944028377533},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4952642023563385},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49426794052124023},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4940372109413147},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4784298539161682},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.44981980323791504},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.42174461483955383},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3962625563144684},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3852890729904175},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3641475439071655},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.3294610381126404},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2738874554634094}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8459172248840332},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5993713140487671},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.5778797268867493},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5718926787376404},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5464663505554199},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5432717204093933},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5418902039527893},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.527944028377533},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4952642023563385},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49426794052124023},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4940372109413147},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4784298539161682},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.44981980323791504},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.42174461483955383},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3962625563144684},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3852890729904175},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3641475439071655},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.3294610381126404},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2738874554634094},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2004.1393283","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393283","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1657006128","https://openalex.org/W1975897087","https://openalex.org/W2502957693","https://openalex.org/W6636794457","https://openalex.org/W6724709109"],"related_works":["https://openalex.org/W3048967625","https://openalex.org/W2753615087","https://openalex.org/W4243618206","https://openalex.org/W4386793373","https://openalex.org/W2138825797","https://openalex.org/W1575240748","https://openalex.org/W3093911585","https://openalex.org/W2168550483","https://openalex.org/W4293159259","https://openalex.org/W2047684617"],"abstract_inverted_index":{"One":[0],"of":[1,14,41,52,60,96],"the":[2,42,58],"key":[3],"design":[4],"issues":[5],"for":[6,26,47],"network":[7,34,48],"processors":[8],"(NPs)":[9],"is":[10,54],"hiding":[11],"long":[12],"latency":[13,51],"random":[15],"off-chip":[16,61],"memory":[17,23,62,90,105],"accesses.":[18],"We":[19,68],"present":[20],"a":[21,74],"novel":[22],"subsystem":[24,91],"especially":[25],"access":[27,50],"and":[28,57,103],"edge":[29],"routers":[30],"to":[31],"implement":[32,69],"feature-rich":[33],"applications":[35],"with":[36,99],"wire-speed":[37],"processing":[38],"guarantees.":[39],"Because":[40],"hierarchical":[43],"organizations":[44],"specially":[45],"designed":[46],"circumstances,":[49],"DRAM":[53],"totally":[55],"hidden":[56],"number":[59],"accesses":[63],"can":[64],"also":[65],"be":[66],"reduced.":[67],"this":[70,89],"architecture":[71],"based":[72],"on":[73],"simplified":[75],"OpenRISC":[76],"processor":[77],"core":[78],"in":[79],"an":[80,93],"Altera":[81],"Stratix":[82],"EP1S20B672":[83],"FPGA.":[84],"Time":[85],"analysis":[86],"shows":[87],"that":[88],"achieves":[92],"operating":[94],"frequency":[95],"over":[97],"200MHz,":[98],"approximately":[100],"2%":[101],"LEs":[102],"1%":[104],"resources.":[106]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}