{"id":"https://openalex.org/W2150669147","doi":"https://doi.org/10.1109/fpt.2004.1393275","title":"Low FPGA area multiplier blocks for full parallel FIR filters","display_name":"Low FPGA area multiplier blocks for full parallel FIR filters","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2150669147","doi":"https://doi.org/10.1109/fpt.2004.1393275","mag":"2150669147"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2004.1393275","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393275","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038104515","display_name":"K.N. Macpherson","orcid":null},"institutions":[{"id":"https://openalex.org/I181647926","display_name":"University of Strathclyde","ror":"https://ror.org/00n3w3b69","country_code":"GB","type":"education","lineage":["https://openalex.org/I181647926"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"K.N. Macpherson","raw_affiliation_strings":["Department of Electronic & Electrical Engineering, University of Strathclyde, Glasgow, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electronic & Electrical Engineering, University of Strathclyde, Glasgow, UK","institution_ids":["https://openalex.org/I181647926"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001269720","display_name":"R.W. Stewart","orcid":"https://orcid.org/0000-0002-7779-8597"},"institutions":[{"id":"https://openalex.org/I181647926","display_name":"University of Strathclyde","ror":"https://ror.org/00n3w3b69","country_code":"GB","type":"education","lineage":["https://openalex.org/I181647926"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"R.W. Stewart","raw_affiliation_strings":["Department of Electronic & Electrical Engineering, University of Strathclyde, Glasgow, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electronic & Electrical Engineering, University of Strathclyde, Glasgow, UK","institution_ids":["https://openalex.org/I181647926"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5038104515"],"corresponding_institution_ids":["https://openalex.org/I181647926"],"apc_list":null,"apc_paid":null,"fwci":0.6485,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.71586437,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"138","issue":null,"first_page":"247","last_page":"254"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8712880611419678},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7760300636291504},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.772607684135437},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7086817622184753},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.6334226727485657},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.49677640199661255},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.4941587746143341},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46012425422668457},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40190306305885315},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2895303964614868},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1447591483592987}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8712880611419678},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7760300636291504},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.772607684135437},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7086817622184753},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.6334226727485657},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.49677640199661255},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.4941587746143341},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46012425422668457},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40190306305885315},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2895303964614868},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1447591483592987},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpt.2004.1393275","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393275","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"},{"id":"pmh:oai:strathprints.strath.ac.uk:38057","is_oa":false,"landing_page_url":"https://strathprints.strath.ac.uk/38057/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402226","display_name":"Strathprints: The University of Strathclyde institutional repository (University of Strathclyde)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I181647926","host_organization_name":"University of Strathclyde","host_organization_lineage":["https://openalex.org/I181647926"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"NonPeerReviewed"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1590348499","https://openalex.org/W1945880610","https://openalex.org/W1982388237","https://openalex.org/W2026060728","https://openalex.org/W2077881312","https://openalex.org/W2103244632","https://openalex.org/W2105101187","https://openalex.org/W2169484940","https://openalex.org/W4302437260"],"related_works":["https://openalex.org/W3082309838","https://openalex.org/W4387951306","https://openalex.org/W2295734895","https://openalex.org/W2014521732","https://openalex.org/W4313145068","https://openalex.org/W3012528295","https://openalex.org/W2024574431","https://openalex.org/W2387100797","https://openalex.org/W2787072969","https://openalex.org/W1522517392"],"abstract_inverted_index":{"A":[0],"new":[1,75],"algorithm":[2,76],"is":[3,59],"presented":[4],"that":[5,40],"synthesises":[6],"multiplier":[7,55],"blocks":[8,26],"with":[9,18],"the":[10,28,41,63,74,89],"goal":[11,44],"of":[12,31,45],"minimising":[13,46,54],"FPGA":[14,51,69,83],"hardware":[15,30],"cost.":[16],"Comparisons":[17],"existing":[19],"algorithms":[20],"are":[21,77],"made":[22],"via":[23],"implementing":[24],"synthesised":[25],"as":[27],"multiplication":[29],"fully-pipelined,":[32],"full-parallel":[33],"transposed":[34],"form":[35],"FIR":[36],"filters.":[37],"Results":[38],"establish":[39],"classic":[42],"optimisation":[43],"adders":[47],"does":[48],"not":[49],"minimise":[50],"hardware.":[52],"Instead,":[53],"block":[56],"logic":[57],"depth":[58],"shown":[60,79],"to":[61,80],"be":[62],"primary":[64],"factor":[65],"for":[66],"low":[67],"area":[68,84],"implementation.":[70],"Filters":[71],"generated":[72],"using":[73,88],"also":[78],"consume":[81],"less":[82],"than":[85],"equivalents":[86],"implemented":[87],"distributed":[90],"arithmetic":[91],"technique.":[92]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}