{"id":"https://openalex.org/W2156347737","doi":"https://doi.org/10.1109/fpt.2004.1393273","title":"Maximizing system performance: using reconfigurability to monitor system communications","display_name":"Maximizing system performance: using reconfigurability to monitor system communications","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2156347737","doi":"https://doi.org/10.1109/fpt.2004.1393273","mag":"2156347737"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2004.1393273","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393273","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062627025","display_name":"Lesley Shannon","orcid":"https://orcid.org/0000-0002-7050-6184"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"L. Shannon","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035437657","display_name":"Paul Chow","orcid":"https://orcid.org/0000-0002-0523-7117"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"P. Chow","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5062627025"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":2.3742,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.89198929,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"231","last_page":"238"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.9039580821990967},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7549147605895996},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.690606951713562},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6772768497467041},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.6251022815704346},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.564010739326477},{"id":"https://openalex.org/keywords/communications-system","display_name":"Communications system","score":0.43548884987831116},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43309056758880615},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.418387770652771},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34049633145332336},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24394959211349487},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12729841470718384},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.1264418363571167}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.9039580821990967},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7549147605895996},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.690606951713562},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6772768497467041},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.6251022815704346},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.564010739326477},{"id":"https://openalex.org/C101765175","wikidata":"https://www.wikidata.org/wiki/Q577764","display_name":"Communications system","level":2,"score":0.43548884987831116},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43309056758880615},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.418387770652771},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34049633145332336},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24394959211349487},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12729841470718384},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.1264418363571167},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpt.2004.1393273","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393273","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.131.9741","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.131.9741","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~pc/research/publications/shannon.fpt2004.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1490660690","https://openalex.org/W1582084802","https://openalex.org/W2004068104","https://openalex.org/W2104603273","https://openalex.org/W2108424055","https://openalex.org/W2121851099","https://openalex.org/W2123969616","https://openalex.org/W2138612658","https://openalex.org/W2503657378","https://openalex.org/W6678096949"],"related_works":["https://openalex.org/W1544665014","https://openalex.org/W2748364266","https://openalex.org/W4243861219","https://openalex.org/W2556374054","https://openalex.org/W2069545207","https://openalex.org/W2171009733","https://openalex.org/W4230881547","https://openalex.org/W2349780554","https://openalex.org/W2394014707","https://openalex.org/W1917644319"],"abstract_inverted_index":{"Commercial":[0],"FPGA":[1],"companies":[2],"now":[3],"provide":[4],"tools":[5,34],"that":[6,52,103],"allow":[7],"users":[8],"to":[9,24,42,59,73,80],"implement":[10],"designs":[11],"comprising":[12],"soft-core":[13],"processors":[14,30],"and":[15,31,35],"modules":[16],"of":[17,95],"dedicated":[18],"logic.":[19],"If":[20],"a":[21,26,50,75,92],"designer":[22],"chooses":[23],"partition":[25],"system":[27,44,54,76,96],"into":[28],"multiple":[29],"hardware":[32],"modules,":[33],"techniques":[36],"for":[37],"design":[38],"analysis":[39],"are":[40],"necessary":[41],"understand":[43],"performance.":[45],"This":[46,90],"work":[47],"introduces":[48],"WOoDSTOCK,":[49],"tool":[51],"profiles":[53],"performance":[55],"by":[56],"adding":[57],"monitors":[58],"the":[60,67,82,86,100,107],"circuit":[61],"running":[62],"in":[63,106],"real":[64],"time":[65],"on":[66],"chip.":[68],"The":[69],"user":[70],"is":[71],"able":[72],"generate":[74],"specific":[77],"profiler":[78],"tailored":[79],"monitor":[81],"communication":[83],"links":[84],"between":[85],"different":[87],"computing":[88,101],"elements.":[89],"provides":[91],"macroscopic":[93],"picture":[94],"performance,":[97],"which":[98],"highlights":[99],"elements":[102],"cause":[104],"bottlenecks":[105],"design.":[108]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}