{"id":"https://openalex.org/W2114514951","doi":"https://doi.org/10.1109/fpt.2004.1393260","title":"Using multi-bit logic blocks and automated packing to improve field-programmable gate array density for implementing datapath circuits","display_name":"Using multi-bit logic blocks and automated packing to improve field-programmable gate array density for implementing datapath circuits","publication_year":2005,"publication_date":"2005-03-21","ids":{"openalex":"https://openalex.org/W2114514951","doi":"https://doi.org/10.1109/fpt.2004.1393260","mag":"2114514951"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2004.1393260","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393260","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089705146","display_name":"A.G. Ye","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"A.G. Ye","raw_affiliation_strings":["University of Toronto, Canada","Toronto Univ., Ont., Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Toronto Univ., Ont., Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090184149","display_name":"Jonathan Rose","orcid":"https://orcid.org/0000-0002-3551-2175"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"J. Rose","raw_affiliation_strings":["University of Toronto, Canada","Toronto Univ., Ont., Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Toronto Univ., Ont., Canada","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5089705146"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":2.8455,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.90683753,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"129","last_page":"136"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9664692878723145},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.7487509846687317},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7211147546768188},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6788192987442017},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.6065255403518677},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.5803773403167725},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5278249382972717},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.509166419506073},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5026888847351074},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.48201480507850647},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.47001126408576965},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4616158902645111},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43826109170913696},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38957467675209045},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23737281560897827},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12517395615577698}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9664692878723145},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.7487509846687317},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7211147546768188},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6788192987442017},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.6065255403518677},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.5803773403167725},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5278249382972717},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.509166419506073},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5026888847351074},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.48201480507850647},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.47001126408576965},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4616158902645111},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43826109170913696},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38957467675209045},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23737281560897827},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12517395615577698},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpt.2004.1393260","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393260","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.80.4983","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.80.4983","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~jayar/pubs/ye/yefpt2004.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W286049110","https://openalex.org/W1481821439","https://openalex.org/W1523051745","https://openalex.org/W1997179893","https://openalex.org/W1998449406","https://openalex.org/W2002641171","https://openalex.org/W2028511033","https://openalex.org/W2072249022","https://openalex.org/W2083868341","https://openalex.org/W2090068045","https://openalex.org/W2104449965","https://openalex.org/W2107701025","https://openalex.org/W2109462901","https://openalex.org/W2111756578","https://openalex.org/W2120428171","https://openalex.org/W2126255765","https://openalex.org/W2130227050","https://openalex.org/W2137925229","https://openalex.org/W2139637699","https://openalex.org/W2154356865","https://openalex.org/W2165099691","https://openalex.org/W2168225933","https://openalex.org/W6680569920","https://openalex.org/W6680692090","https://openalex.org/W6684268144"],"related_works":["https://openalex.org/W2480852620","https://openalex.org/W2135636985","https://openalex.org/W2182398074","https://openalex.org/W2246445978","https://openalex.org/W3023652529","https://openalex.org/W2122445098","https://openalex.org/W4237841534","https://openalex.org/W2071567894","https://openalex.org/W2139569078","https://openalex.org/W2118828191"],"abstract_inverted_index":{"As":[0],"the":[1,92,124,142,151,155,162],"logic":[2,64,70,90,94,101,126],"capacity":[3],"of":[4,26,34,116,150,167],"field-programmable":[5],"gate":[6],"arrays":[7],"(FPGAs)":[8],"increases,":[9],"they":[10],"are":[11],"being":[12],"increasingly":[13],"used":[14,138],"to":[15,43,49,77,87,99,118,139],"implement":[16],"large":[17,24],"arithmetic-intensive":[18],"applications,":[19],"which":[20,72,109],"often":[21],"contain":[22],"a":[23,68],"proportion":[25],"datapath":[27,30,45,79,107],"circuits.":[28],"Since":[29],"circuits":[31],"usually":[32],"consist":[33],"regularly":[35],"structured":[36],"components,":[37],"called":[38,67],"bit-slices,":[39],"it":[40,136],"is":[41,82,129,137],"possible":[42],"utilize":[44],"regularity":[46],"in":[47,132],"order":[48],"achieve":[50,97],"significant":[51],"area":[52,103,114,157,164],"savings":[53],"through":[54],"FPGA":[55,63,89,113],"architectural":[56,148],"innovations.":[57],"This":[58],"work":[59],"describes":[60],"such":[61],"an":[62,111],"block":[65,102,127],"architecture,":[66,153],"multi-bit":[69,93,125],"block,":[71],"employs":[73],"configuration":[74,168],"memory":[75,169],"sharing":[76],"exploit":[78],"regularity.":[80],"It":[81],"experimentally":[83],"shown":[84],"that,":[85],"comparing":[86],"conventional":[88],"blocks,":[91],"blocks":[95],"can":[96],"18%":[98],"26%":[100],"reduction":[104],"for":[105,123,145],"implementing":[106],"circuits,":[108],"represents":[110],"overall":[112],"saving":[115],"5%":[117],"13%.":[119],"A":[120],"packing":[121],"algorithm":[122],"architecture":[128],"also":[130],"proposed":[131],"this":[133],"paper;":[134],"and":[135,161],"empirically":[140],"find":[141],"best":[143],"values":[144,160],"several":[146],"important":[147],"parameters":[149],"new":[152],"including":[154],"most":[156,163],"efficient":[158,165],"granularity":[159],"amount":[166],"sharing.":[170]},"counts_by_year":[{"year":2021,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}