{"id":"https://openalex.org/W2133858708","doi":"https://doi.org/10.1109/fpt.2004.1393251","title":"SHAPER: synthesis for hybrid FPGAs containing PLAs using reconvergence analysis","display_name":"SHAPER: synthesis for hybrid FPGAs containing PLAs using reconvergence analysis","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2133858708","doi":"https://doi.org/10.1109/fpt.2004.1393251","mag":"2133858708"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2004.1393251","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393251","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070515834","display_name":"R. Manimegalai","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"R. Manimegalai","raw_affiliation_strings":["VLSI Lab, Department of Computer Science and Engineering, Indian Institute of Technology Madras, Chennai, India","Dept of Computer Science and Engg, Indian Institute of Technology Madras, Chennai, India"],"affiliations":[{"raw_affiliation_string":"VLSI Lab, Department of Computer Science and Engineering, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]},{"raw_affiliation_string":"Dept of Computer Science and Engg, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043437093","display_name":"B. Jayaram","orcid":"https://orcid.org/0000-0002-5495-2213"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"B. Jayaram","raw_affiliation_strings":["VLSI Lab, Department of Computer Science and Engineering, Indian Institute of Technology Madras, Chennai, India","Dept of Computer Science and Engg, Indian Institute of Technology Madras, Chennai, India"],"affiliations":[{"raw_affiliation_string":"VLSI Lab, Department of Computer Science and Engineering, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]},{"raw_affiliation_string":"Dept of Computer Science and Engg, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037306419","display_name":"A. Manojkumar","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. Manojkumar","raw_affiliation_strings":["VLSI Lab, Department of Computer Science and Engineering, Indian Institute of Technology Madras, Chennai, India","Dept of Computer Science and Engg, Indian Institute of Technology Madras, Chennai, India"],"affiliations":[{"raw_affiliation_string":"VLSI Lab, Department of Computer Science and Engineering, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]},{"raw_affiliation_string":"Dept of Computer Science and Engg, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010004459","display_name":"V. Kamakoti","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V. Kamakoti","raw_affiliation_strings":["VLSI Lab, Department of Computer Science and Engineering, Indian Institute of Technology Madras, Chennai, India","Dept of Computer Science and Engg, Indian Institute of Technology Madras, Chennai, India"],"affiliations":[{"raw_affiliation_string":"VLSI Lab, Department of Computer Science and Engineering, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]},{"raw_affiliation_string":"Dept of Computer Science and Engg, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5070515834"],"corresponding_institution_ids":["https://openalex.org/I24676775"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.162991,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"57","last_page":"64"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8325597047805786},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8280117511749268},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7008302211761475},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.6793583631515503},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.6554600596427917},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.6393724679946899},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.6206451654434204},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.49994683265686035},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4541064202785492},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4360954761505127},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.42821961641311646},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38202911615371704},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.294199138879776},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23454701900482178},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0701940655708313}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8325597047805786},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8280117511749268},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7008302211761475},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.6793583631515503},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.6554600596427917},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.6393724679946899},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.6206451654434204},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.49994683265686035},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4541064202785492},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4360954761505127},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.42821961641311646},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38202911615371704},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.294199138879776},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23454701900482178},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0701940655708313},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2004.1393251","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2004.1393251","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1978998136","https://openalex.org/W1982824689","https://openalex.org/W1985856707","https://openalex.org/W2041871970","https://openalex.org/W2105355057","https://openalex.org/W2105715355","https://openalex.org/W2108030226","https://openalex.org/W2108539060","https://openalex.org/W2109582459","https://openalex.org/W2124456496","https://openalex.org/W2125458961","https://openalex.org/W2125609625","https://openalex.org/W2130804120","https://openalex.org/W2144736151","https://openalex.org/W2153819398","https://openalex.org/W2160445406","https://openalex.org/W2167328871","https://openalex.org/W2171679639","https://openalex.org/W4234147560","https://openalex.org/W4234601000","https://openalex.org/W4250347167","https://openalex.org/W4252590738","https://openalex.org/W6682930715"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3117015220","https://openalex.org/W3013792460","https://openalex.org/W1904803855","https://openalex.org/W3022525969","https://openalex.org/W2376859467","https://openalex.org/W133576369","https://openalex.org/W2519750906","https://openalex.org/W2125609625","https://openalex.org/W2133858708"],"abstract_inverted_index":{"This":[0,87],"work":[1,88],"discusses":[2],"the":[3,30,33,46,56,71,75,93,110],"technology":[4,61],"mapping":[5,55,62],"problem":[6,80],"on":[7,69],"hybrid":[8],"field":[9,38],"programmable":[10,24,39],"architectures":[11],"(HFPA).":[12],"HFPAs":[13,28,96],"are":[14],"realized":[15],"using":[16,97],"a":[17,66,79],"combination":[18],"of":[19,35,48,60,81],"lookup":[20],"tables":[21],"(LUTs)":[22],"and":[23,43,84],"logic":[25],"arrays":[26,41],"(PLAs).":[27],"provide":[29],"designers":[31],"with":[32],"advantages":[34,77],"both":[36],"LUT-based":[37],"gate":[40],"(FPGA)":[42],"PLAs.":[44],"Specifically,":[45],"use":[47],"PLAs":[49],"leads":[50],"to":[51,70],"reduced":[52],"area":[53],"in":[54],"given":[57,67],"circuit.":[58],"Designing":[59],"methodologies":[63],"which":[64,91],"map":[65],"circuit":[68],"HFPA":[72],"that":[73,104],"exploits":[74],"above-mentioned":[76],"is":[78,102],"great":[82],"research":[83],"commercial":[85],"interest.":[86],"presents":[89],"SHAPER,":[90],"maps":[92],"circuits":[94],"onto":[95],"reconvergence":[98],"analysis.":[99],"Empirically,":[100],"it":[101],"shown":[103],"SHAPER":[105],"yields":[106],"better":[107],"area-reduction":[108],"than":[109],"previous":[111],"known":[112],"algorithms.":[113]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}