{"id":"https://openalex.org/W1511400836","doi":"https://doi.org/10.1109/fpt.2003.1275798","title":"Exploiting system-level parallelism in the application development on a reconfigurable computer","display_name":"Exploiting system-level parallelism in the application development on a reconfigurable computer","publication_year":2004,"publication_date":"2004-06-30","ids":{"openalex":"https://openalex.org/W1511400836","doi":"https://doi.org/10.1109/fpt.2003.1275798","mag":"1511400836"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2003.1275798","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2003.1275798","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057201097","display_name":"Esam El\u2010Araby","orcid":"https://orcid.org/0000-0002-4575-1049"},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"E. El-Araby","raw_affiliation_strings":["George Washington University, USA"],"affiliations":[{"raw_affiliation_string":"George Washington University, USA","institution_ids":["https://openalex.org/I193531525"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036641211","display_name":"Mohamed Taher","orcid":"https://orcid.org/0000-0002-4808-4018"},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Taher","raw_affiliation_strings":["George Washington University, USA"],"affiliations":[{"raw_affiliation_string":"George Washington University, USA","institution_ids":["https://openalex.org/I193531525"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004924763","display_name":"Kris Gaj","orcid":"https://orcid.org/0000-0002-5050-8748"},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Gaj","raw_affiliation_strings":["George Mason University, USA"],"affiliations":[{"raw_affiliation_string":"George Mason University, USA","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001914825","display_name":"Tarek El\u2010Ghazawi","orcid":"https://orcid.org/0000-0001-9687-7939"},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. El-Ghazawi","raw_affiliation_strings":["George Washington University, USA"],"affiliations":[{"raw_affiliation_string":"George Washington University, USA","institution_ids":["https://openalex.org/I193531525"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014103317","display_name":"David Caliga","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"D. Caliga","raw_affiliation_strings":["SRC Computers, Inc"],"affiliations":[{"raw_affiliation_string":"SRC Computers, Inc","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074779638","display_name":"Nikitas A. Alexandridis","orcid":null},"institutions":[{"id":"https://openalex.org/I193531525","display_name":"George Washington University","ror":"https://ror.org/00y4zzh67","country_code":"US","type":"education","lineage":["https://openalex.org/I193531525"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Alexandridis","raw_affiliation_strings":["George Washington University, USA"],"affiliations":[{"raw_affiliation_string":"George Washington University, USA","institution_ids":["https://openalex.org/I193531525"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5057201097"],"corresponding_institution_ids":["https://openalex.org/I193531525"],"apc_list":null,"apc_paid":null,"fwci":0.2633,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.52877463,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"443","last_page":"446"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8371126651763916},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7945722341537476},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.6920053362846375},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6141239404678345},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5704675912857056},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5451686382293701},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5329310297966003},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5292270183563232},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5168126821517944},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.47273412346839905},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.46008941531181335}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8371126651763916},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7945722341537476},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.6920053362846375},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6141239404678345},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5704675912857056},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5451686382293701},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5329310297966003},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5292270183563232},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5168126821517944},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.47273412346839905},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.46008941531181335},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2003.1275798","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2003.1275798","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1599293419","https://openalex.org/W2142367315","https://openalex.org/W6635897543"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2126857316","https://openalex.org/W2152074211","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2113308450","https://openalex.org/W2139962137","https://openalex.org/W3139915793","https://openalex.org/W2340647897"],"abstract_inverted_index":{"Reconfigurable":[0],"Computers":[1],"(RCs)":[2],"can":[3],"leverage":[4],"the":[5,18,32,42,48,51,55,59,63,85,95,103,107],"synergism":[6],"between":[7,54],"conventional":[8],"processors":[9],"and":[10,58,76,93],"FPGAs":[11],"to":[12,98],"provide":[13],"low-level":[14],"hardware":[15],"functionality":[16],"at":[17],"same":[19],"level":[20],"of":[21,30,50,79],"programmability":[22],"as":[23],"general-purpose":[24],"computers.":[25],"In":[26,69],"a":[27,46,74],"large":[28],"class":[29],"applications,":[31],"total":[33],"I/O":[34],"time":[35],"is":[36],"comparable":[37],"or":[38],"even":[39,66],"greater":[40],"than":[41],"computations":[43],"time.":[44],"As":[45],"result,":[47],"rate":[49],"DMA":[52],"transfer":[53],"microprocessor":[56],"memory":[57,61],"on-board":[60],"becomes":[62],"performance":[64,82],"bottleneck":[65],"on":[67],"RCs.":[68],"this":[70,80,99],"paper,":[71],"we":[72],"perform":[73],"theoretical":[75],"experimental":[77],"study":[78],"specific":[81],"limitation":[83],"for":[84],"state-of-the":[86],"art":[87],"reconfigurable":[88,108],"platform,":[89],"SRC-6E.":[90],"We":[91],"demonstrate":[92],"quantify":[94],"possible":[96],"solution":[97],"problem":[100],"that":[101],"exploits":[102],"system-level":[104],"parallelism":[105],"within":[106],"machine.":[109]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}