{"id":"https://openalex.org/W1597876526","doi":"https://doi.org/10.1109/fpt.2003.1275796","title":"Mapping computation kernels to clustered programmable-reconfigurable processors","display_name":"Mapping computation kernels to clustered programmable-reconfigurable processors","publication_year":2004,"publication_date":"2004-06-30","ids":{"openalex":"https://openalex.org/W1597876526","doi":"https://doi.org/10.1109/fpt.2003.1275796","mag":"1597876526"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2003.1275796","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2003.1275796","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021065409","display_name":"Jeffrey Cook","orcid":"https://orcid.org/0000-0002-7859-4131"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"J.J. Cook","raw_affiliation_strings":["University of Illinois, Urbana-Champaign, USA","Illinois Univ., Urbana, IL, , USA"],"affiliations":[{"raw_affiliation_string":"University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Illinois Univ., Urbana, IL, , USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008651638","display_name":"L.W. Baugh","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L.W. Baugh","raw_affiliation_strings":["University of Illinois, Urbana-Champaign, USA","Illinois Univ., Urbana, IL, , USA"],"affiliations":[{"raw_affiliation_string":"University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Illinois Univ., Urbana, IL, , USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073672141","display_name":"D.B. Gottlieb","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.B. Gottlieb","raw_affiliation_strings":["University of Illinois, Urbana-Champaign, USA","Illinois Univ., Urbana, IL, , USA"],"affiliations":[{"raw_affiliation_string":"University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Illinois Univ., Urbana, IL, , USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055258950","display_name":"N.P. Carter","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N.P. Carter","raw_affiliation_strings":["University of Illinois, Urbana-Champaign, USA","Illinois Univ., Urbana, IL, , USA"],"affiliations":[{"raw_affiliation_string":"University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Illinois Univ., Urbana, IL, , USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5021065409"],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":0.2646,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.54336672,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"435","last_page":"438"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9642837047576904},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8181848526000977},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7290390729904175},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6096941232681274},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.6074992418289185},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6003762483596802},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5523897409439087},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5380778908729553},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.49253901839256287},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4779241681098938},{"id":"https://openalex.org/keywords/loop-unrolling","display_name":"Loop unrolling","score":0.4746052622795105},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.473625123500824},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46095871925354004},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4406700134277344},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2897868752479553},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.2733169198036194},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18643316626548767},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.12783178687095642}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9642837047576904},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8181848526000977},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7290390729904175},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6096941232681274},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.6074992418289185},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6003762483596802},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5523897409439087},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5380778908729553},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.49253901839256287},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4779241681098938},{"id":"https://openalex.org/C76970557","wikidata":"https://www.wikidata.org/wiki/Q1869750","display_name":"Loop unrolling","level":3,"score":0.4746052622795105},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.473625123500824},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46095871925354004},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4406700134277344},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2897868752479553},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2733169198036194},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18643316626548767},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.12783178687095642},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpt.2003.1275796","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2003.1275796","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.117.703","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.117.703","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.crhc.uiuc.edu/~amalgam/publications/fpt03-cook.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320337345","display_name":"Office of Naval Research","ror":"https://ror.org/00rk2pe57"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1974169079","https://openalex.org/W1990087033","https://openalex.org/W2076639376","https://openalex.org/W2144344516","https://openalex.org/W2275304190"],"related_works":["https://openalex.org/W2996717348","https://openalex.org/W2170506987","https://openalex.org/W2921149022","https://openalex.org/W2166021916","https://openalex.org/W1903431847","https://openalex.org/W1998118780","https://openalex.org/W1994884893","https://openalex.org/W2204754129","https://openalex.org/W1044727952","https://openalex.org/W1597876526"],"abstract_inverted_index":{"Reconfigurable":[0],"computing":[1],"systems":[2],"have":[3],"shown":[4],"the":[5,29,33,55,67,70,96,118,124],"potential":[6],"to":[7,54,81,126],"surpass":[8],"conventional":[9],"processor":[10],"architectures":[11],"in":[12],"performance":[13],"for":[14,50,90,101],"a":[15,60,76,92,102],"growing":[16],"range":[17],"of":[18,58,69],"applications.":[19],"That":[20],"performance,":[21],"however,":[22],"must":[23],"be":[24],"attained":[25],"without":[26,37],"significantly":[27],"changing":[28],"design":[30],"effort":[31],"on":[32],"programmer's":[34],"part,":[35],"and":[36,99,116],"drastically":[38],"increasing":[39],"compilation":[40],"time.":[41],"In":[42],"this":[43],"paper,":[44],"we":[45,106],"present":[46,87],"our":[47,108],"compiler":[48],"framework":[49],"mapping":[51,91],"computation":[52,83,93],"kernels":[53],"reconfigurable":[56,103],"clusters":[57],"Amalgam,":[59],"clustered":[61],"programmable-reconfigurable":[62],"processor.":[63],"We":[64,85],"first":[65],"promote":[66],"use":[68],"gated":[71],"singular-assignment":[72],"program":[73,79],"dependence":[74],"graph,":[75],"parallel":[77],"intermediate":[78],"representation,":[80],"represent":[82],"kernels.":[84],"then":[86],"an":[88],"algorithm":[89],"kernel":[94],"into":[95],"control":[97],"FSM":[98],"datapath":[100,110,125],"cluster.":[104],"Finally,":[105],"describe":[107],"fast":[109],"synthesis":[111],"tool-flow":[112],"which":[113],"preserves":[114],"regularity":[115],"reduces":[117],"problem":[119],"size":[120],"by":[121],"not":[122],"flattening":[123],"gates.":[127]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}